

Synthesizable Coding of Verilog

REF:

- Verilog Training Manual, CIC, July, 2008
- Reuse Methodology Manual – For System-ON-A-Chip Design, Third Edition 2002
- Logic Synthesis with Design Compiler, CIC , July, 2008

Speaker: Y. –X. Chen

Nov. 2012

Advanced Reliable
Systems (ARES) Lab.


Advanced RELiable System Lab


- 課程主題: Synthesizable Verilog & Coding
- 學習目標
 - Synthesizable coding style in Verilog
 - Syntax check with nLint
- LAB1簡介-撰寫simple 8-bit microprocessor之Verilog code
 - 步驟一:RTL coding並使用nLint確定為可合成之code
 - 步驟二:使用修正好的RTL netlist跑simulation，並觀察波型

Outline

- ☐ Basic of Logic Synthesis Concept
- ☐ Basic Concept of Verilog HDL
- ☐ Synthesizable Verilog
- ☐ LAB 1-1: Design Rule Check with nLint
- ☐ Tips for Verilog Design
- ☐ LAB 1-2: RTL Simulation

Basic Concept of the Synthesis

Cell-Based Design Flow



What is Synthesis


- Synthesis = translation + optimization + mapping

```
if(high_bits == 2'b10)begin  
    residue = state_table[i];  
end  
else begin  
    residue = 16'h0000;  
end
```

HDL Source
(RTL)

Translate (HDL Compiler)


No Timing Info. →



Generic Boolean
(GTEC)

Optimize + Mapping
(HDL Compiler)

Timing Info. →




Target Technology

**The synthesis is constraint driven
and technology independent !!**

Notice Before Synthesis

☐ Your RTL design

- Functional verification by some high-level language
 - ☐ Also, the code coverage of your test benches should be verified (i.e. VN)
- Coding style checking (i.e. n-Lint)
 - ☐ Good coding style will reduce most hazards while synthesis
 - ☐ Better optimization process results in better circuit performance
 - ☐ Easy debugging after synthesis



☐ Constraints

- The area and timing of your circuit are mainly determined by your circuit architecture and coding style
- There is always a trade-off between the circuit timing and area
- In fact, a super tight timing constraint may be worked while synthesis, but failed in the Place & Route (P&R) procedure

Basic Concept of Verilog HDL

Verilog Model

- Key features of Verilog
 - Supports various level of abstraction
 - Switch level model or transistor level model
 - Gate level model
 - Data flow model or register transfer model
 - Behavioral model

Register Transfer Level (RTL)




```
//BEH_AND2
module AND2(in1,in2,Out)
input in1,in2;
output Out;
reg Out;

always@(in1 or in2)
begin
    Out=in1 & in2;
end
endmodule
```

Gate Level Model

- Model consists of basic logic
 - Ex. AND, NAND, OR, NOR, XOR, NOT, etc.



Verilog Module

```
module module_name(port_names);
```

- *Port declaration*
- *Data type declaration*
- *Task & function declaration*
- *Module functionality or structure*
- *Timing Specification*

```
endmodule
```

```
/* This is sample code.  
The function is ALU.  
*/  
module ALU(a,b,sel,out);  
input [7:0] a,b;      //Data in  
output[7:0]out;      //Data out  
input [2:0]sel;      //Control select  
  
reg [7:0]out;  
wire ...  
...  
always@(...)begin  
...  
end  
...  
endmodule
```

Verilog Syntax

- ❑ Verilog consists of a series token
 - Comment: `//`, `/* */`
 - operators: unary, binary, ternary
 - ❑ `A=~B;`
 - ❑ `A=B&C;`
 - ❑ `C=SEL?A:B;`
 - Numbers: size, unsized
 - ❑ Sized: `4'b0010`, `8'ha`
 - Identifiers: `$`, `#`, etc.
 - Keywords
 - ...

Verilog Syntax (Cont'd)

□ always@ statement

- Blocking
- Non-blocking

```
always @ (posedge clk) begin
    x_temp <= x;
end
```

```
always @ (a or x_temp) begin
    if (a) begin
        x = x_temp + 1'b1;
    end
    else begin
        x = x_temp;
    end
end
```


Verilog Syntax (Cont'd)

- Case statement
- If-else statement

```
always @ (d) begin
  case (d)
    2'b00: z = 1'b1;
    2'b01: z = 1'b0;
    default : z = 1'b0;
  endcase
end
```

```
always @ (a or x_temp) begin
  if (a) begin
    x = x_temp + 1'b1;
  end
  else begin
    x = x_temp;
  end
end
```

Connection Manners






Synthesizable Verilog

Importance of Coding Style

- ❑ Make sure your code is **readable**, **modifiable**, and **reusable**
- ❑ Good coding style helps to achieve better results in synthesis and simulation

Concept of Clocks and Reset



Asynchronous and Synchronous Reset

□ Synchronous reset

```
always@(posedge clock)begin
    if (rst) begin
        .....
    end
    ...
end
```

□ Asynchronous reset

```
always@(posedge clock or negedge reset)
    if (!rst) begin
        .....
    end
    ...
end
```

Synthesizable Verilog

- ❑ Not all kinds of Verilog constructs can be synthesized
- ❑ Only a subset of Verilog constructs can be synthesized and the code containing only this subset is synthesizable

Synthesizable Verilog (Cont')


- Verilog Basis
 - parameter declarations
 - wire, wand, wor declarations
 - reg declarations
 - input, output, inout
 - continuous assignment
 - module instructions
 - gate instructions
 - always blocks
 - task statement
 - function definitions
 - for, while loop
- Synthesizable Verilog primitives cells
 - and, or, not, nand, nor, xor, xnor
 - bufif0, bufif1, notif0, notif1
- Can not use for Synthesis
 - === delay
 - != Initial
 - / (division) repeat
 - % (modulus) forever
 - wait
 - fork
 - join
 - event

Synthesizable Verilog (Cont')

- **Operators**

- Concatenation ({ }, { { } })
- Unary reduction (!, ~, &, |, ^)
- 2's complement arithmetic (+, -, *)
- Logic shift (>>, <<)
- Relational (>, <, >=, <=)
- Equality (==, !=)
- Binary bit-wise (&, |, ^, ~^)
- Logical (&&, ||)
- Conditional (?:)

precedence



Coding for Synthesis

□ Combinational Blocks

```
always @ (d) begin
  case (d)
    2'b00: z = 1'b1;
    2'b01: z = 1'b0;
    default : z = 1'b0;
  endcase
end
```

```
always @ (a or x_temp) begin
  if (a) begin
    x = x_temp + 1'b1;
  end
  else begin
    x = x_temp;
  end
end
```

□ Sequential Blocks

```
always @ (posedge clk) begin
  if (a) begin
    z <= 1'b1;
  end
  else begin
    z <= 1'b0;
  end
end
```


Coding for Synthesis (Cont')

❑ Avoid Combinational Feedback




```
always @ (a or x)begin
  if (a) begin
    x= x+1'b1;
  end
  else begin
    x= x;
  end
end
```



```
always @ (posedge clk) begin
  x_temp<=x;
end
```

```
always @ (a or x_temp)begin
  if (a) begin
    x= x_temp+1'b1;
  end
  else begin
    x= x_temp;
  end
end
```




Coding for Synthesis (Cont')

❑ Blocking Assignment

```
always @ (posedge clk )begin  
  b=a;  
  c=b;  
end
```


Just like "a=c;"



❑ Non-Blocking Assignment

```
always @ (posedge clk )begin  
  b<=a;  
  c<=b;  
end
```

Just like "shift register"



Coding for Synthesis (Cont')

❑ Avoid Latches

```
always @ (d) begin
  case (d)
    2'b00: z=1'b1;
    2'b01: z=1'b0;
    default : z=1'b0;
  endcase
end
```

```
always @ (d) begin
  x=1'b0;
  z=1'b0;
  case (d)
    2'b00: begin z=1'b1; x=1'b1; end
    2'b01: begin z=1'b0;      end
    default : begin z=1'b0;    end
  endcase
end
```

```
always @ (d)begin
  if (a) begin
    .....
  end
  else begin
    .....
  end
end
```

```
always @ (posedge clk )begin
  if (a) begin
    z<=1b1;
  end
  else begin
    z<=1'b0;
  end
end
```

Coding for Synthesis (Cont')

□ Sensitivity List


```
always @ (d) begin
  case (d)
    2'b00: z=1'b1;
    2'b01: z=1'b0;
    default : z=1'b0;
  endcase
end
```

```
always @ (a or b or c or d)begin
  if (a) begin
    .....
  end
  else begin
    if (b)begin
      z=c;
    end
    else begin
      z=d;
    end
  end
end
end
```

Coding for Synthesis (Cont')


□ Case statements

```
always @ ( sel or a or b or c or d)begin
  case (sel)
    2'b00: out=a;
    2'b01: out=b;
    2'b10: out=c;
    2'b11: out=d;
  endcase
end
```



□ if – else statements

```
always @ ( sel or a or b or c or d)
begin
  if (sel==2'b00) out=a;
  else if (sel==2'b01) out=b;
  else if (sel==2'b10) out=c;
  else out=d;
end
```



Lab 1-1


Design Rule Check with nLint

Design Rule Check


- Use nLint tool (include by Debussy) and the Verilog Coding Guideline to check your design and modify parts of code to match the coding guidelines

Start nLint


❑ `Unix% nLint -gui &`




Load Verilog Code (1/2)




Load Verilog Code (2/2)




Run nLint Check



nLint Check Result (1/2)



nLint Check Results (2/2)



The screenshot displays the nLint application window. The title bar reads "<nLint nLintProject-1> traffic_light.v - /home13/MS98/twz98/E24932223/B W4/TLC/RTL/traffic_light.v". The menu bar includes File, Edit, Run, Tools, Violation, Window, and Help. The toolbar contains various icons for file operations and linting. On the left, the "Files" pane shows a "Design" folder containing "traffic_light.v(5)". The main editor shows Verilog code with line numbers 28 to 43. The code includes an always block for state transitions and a counter logic block. The counter logic block has two errors highlighted in red: line 37 "count = 0;" and line 39 "count = count + 5'd1;". The bottom pane, titled "Output | Violation", shows the linting results: "Lint processing done.", "Mon Nov 26 14:14:23 2007 End of lint.", "Loading report DB file ...", "Totally 2 Error(s), 3 Warning(s) loaded", "Loading report DB file, done!", and "Total 2 Error(s), 3 Warning(s)".

```
28 always @(state or nextstate)
29 begin
30     st_o = ~(state == nextstate);
31 end
32
33
34 always @(posedge clock or posedge st) // counter
35 begin
36     if(st)
37         count = 0;
38     else
39         count = count + 5'd1;
40 end
41
42 always @(posedge clock or posedge reset) //for next state
43 begin
```

Output | Violation

Lint processing done.
Mon Nov 26 14:14:23 2007 End of lint.
Loading report DB file ...
Totally 2 Error(s), 3 Warning(s) loaded
Loading report DB file, done!

Total 2 Error(s), 3 Warning(s)
|

Lab Time

- 課程主題: Synthesizable Verilog & Coding
- 學習目標
 - Tips for Verilog Design
 - RTL simulation
 - Waveform viewer – nWave / Debussy
- LAB1簡介-撰寫simple 8-bit microprocessor之Verilog code
並模擬結果
 - 步驟一:RTL coding並使用nLint確定為可合成之code
 - 步驟二:使用修正好的RTL netlist跑simulation，並觀察波型

Outline

- ☐ Basic of Logic Synthesis Concept
- ☐ Basic Concept of Verilog HDL
- ☐ Synthesizable Verilog
- ☐ LAB 1-1: Design Rule Check with nLint
- ☐ Tips for Verilog Design
- ☐ LAB 1-2: RTL Simulation

Tips for Verilog Design

Pre-RTL Preparation Checklist

- ☐ Communicate design issues with your team
 - Naming conventions, revision control, directory tree and other design organizations
- ☐ Have a specification for your design
 - Everyone should have a specification before they start coding
- ☐ Design partition
 - Follow the specification's recommendations for partition
 - Break the design into major function blocks

RTL Coding Style

- ❑ Create a block level drawing of your design before you begin coding
 - Draw a block diagram of the function and sub-function of your design
- ❑ Always think of the poor guy who has to read your RTL code
 - Correlate “top to bottom in the RTL description” with left to right in block diagram
 - Comments and headers
- ❑ Hierarchy design

Basic Coding Practices

□ Naming Conventions

- Use lowercase letters for all signal names, and port names, versus uppercase letters for names of constants and user-defined types
- Use meaningful names
- For active low signals, end the signal name with an underscore followed by a lowercase character (e.g., `rst_` or `rst_n`)
- Recommend using “`bus[X:0]`” for multi-bit signals

Basic Coding Practices (Cont')

❑ Include Headers in Source Files and Comments

```
//ARES Lab., EE Dept., NCU, Jhongli, TAIWAN 320
//http://ares.ncu.edu.tw/
//Project : SOFT-ERROR-MITIGATION BIST & DIAGNOSIS DATA COMPRESSION TECHNIQUES FOR HOY PROJECT
//Module : bist
//Adviser : Jin-Fu Li
//Author : Tsu-Wei Tseng, Chun-Hsien Wu
//E-mails : jfli@ee.ncu.edu.tw (Jin-Fu Li)
//          92521013@cc.ncu.edu.tw (Tsu-Wei Tseng)
//          93521039@cc.ncu.edu.tw (Chun-Hsien Wu)
//Date : 2007/08
//Abstract : Top module of the MBIST. This module consists of CTR, and Test Pattern Generator (TPG)
//
module bist(
    clk,
    rst,
    CSI,
    DO,
    hold,
    WEN_T,
    CS_T,
    OE_T,
    DI_T,
    ADDR_T,
    cmd_done,
    SYN,
    fail,
    test_done
);

//-----Parameter declarations-----
parameter INIT_ADR_NUM= 8'b00000000;
parameter FIN_ADR_NUM = 8'b11111111;
parameter WORD_LEN    = 8;
parameter ADR_LEN     = 8;
parameter ROW_ADR_LEN = 4;
parameter COL_ADR_LEN = 4;
parameter BIT_ADR_LEN = 3;
parameter EXP_COUNT   = 5'b10100;

//-----IO declarations-----
//(BIST input control signals)
input      clk;
input      rst;
input      CSI;

//INITIAL ADDRESS OF THE ADDR COUNTER
//FINAL ADDRESS OF THE ADDR COUNTER
//WORD LENGTH
//ADDRESS LENGTH (ROW_ADR_LEN+COL_ADR_LEN)
//ROW ADDRESS LENGTH
//COLUMN ADDRESS LENGTH
//BIT ADDRESS LENGTH
//EXPORTATION COUNT (WORD_LEN+ADR_LEN+BIT_ADR_LEN+1)

//SYSTEM CLOCK
//MBISD RESET
//COMMAND SERIAL INPUT
```

Basic Coding Practices (Cont')

□ Indentation

```
//-----SERIAL READ COUNTER-----
always@(posedge clk or posedge rst)begin
  if(rst)begin
    ser_read_count <= 4'b0000;
  end
  else begin
    if(hold|self_hold)begin
      ser_read_count <= 4'b0000;
    end
    else begin
      if( (CS_T) || ((!CS_T)&&((addr_change)||(!WEN_T))) )begin
        ser_read_count <= ser_read_value;
      end
      else begin
        ser_read_count <= ser_read_count - 1'b1;
      end
    end
  end
end
```

□ Port Maps and Generic Maps

```
//_____ ctr module: programmable_ctr _____
programmable_ctr programmable_ctr (
  .mar_or_xf(mar_or_xf),
  .rst_bist(rst_bist),
  .bsc(bsc),
  .bsi(bsi),
  .clk(clk),
  .test_done(test_done),
  .shift(shift),
  .fail(fail),
  .final_addr(final_addr),
  .final_data(final_data),
  .Comp(Comp),
  .data_type(data_type),
  .addr_type(addr_type),
  .a_count_shift(a_count_shift),
  .a_up_down(a_up_down),
  .a_left_right(a_left_right),
  .a_hold(a_hold),
  .d_hold(d_hold),
  .d_left_right(d_left_right),
  .CEN(CEN),
  .WEN(WEN),
  .OEN(OEN),
  .CEN_b(CEN_b),
  .WEN_b(WEN_b),
  .OEN_b(OEN_b)
);
```

Basic Coding Practices (Cont')

□ Use Functions or Tasks

- Which Instead of repeating the same sections of code

```
task ra;
begin
  WEB_T=1; //WEB=1: read
  EOP[w+2:w]=3'b011; //EOP[w]=1: a
  DI_T=CMD[w-1:0];
  FREE=CMD[w-1:0];
end
endtask

task rabar;
begin
  WEB_T=1; //WEB=1: read
  EOP[w+2:w]=3'b010; //EOP[w]=0: abar
  DI_T=~CMD[w-1:0];
  FREE=~CMD[w-1:0];
end
endtask

task wa;
begin
  WEB_T=0; //WEB=0: write
  EOP[w+2:w]=3'b001;
  DI_T=CMD[w-1:0];
  FREE=CMD[w-1:0];
end
endtask

task wabar;
begin
  WEB_T=0; //WEB=0: write
  EOP[w+2:w]=3'b000;
  DI_T=~CMD[w-1:0]; //Maybe wrong
  FREE=~CMD[w-1:0];
end
endtask
```

```
begin
  case(CMD[w+3:w])
    4'b0000: begin // ra
      end_session=0;
      ra;
    end
    4'b0001: begin // wa'
      end_session=0;
      wabar;
    end
    4'b0010: begin // ra'
      end_session=0;
      rabar;
    end
    4'b0011: begin // wa
      end_session=0;
      wa;
    end
    4'b0100: begin // ra wa'
      end_session=1;
      case(session_state)
        4'b0000: ra;
        4'b0001: wabar;
        default: ra;
      endcase
    end
  ..
end ..
```



Write Efficient HDL Code

- ☐ Use parentheses control complex structure of a design
- ☐ Resource Sharing
- ☐ Scalable design and propagate constant value
- ☐ Use operator bit-width efficiently
- ☐ Timescale

Use Parentheses Properly

❑ `out=a+b+c+d+e`

❑ `out=((a+(b+c))+(d+e));`



Resource Sharing

- Operations can be shared if they lie in the same always blocks

```
Always @ (sel or a or b or c )  
begin  
    if (sel) z=a+b;  
    else    z=a+c;  
end
```

Scalable Design & Constant

```
parameter cb_size=8;
parameter data_size=64;
parameter address_size=13;

input clk;
input cen;
input wen;
input oen;
input [address_size-1:0]address;
input [data_size-1:0]data;
//
output [data_size-1:0]Q;
output ed;
output dec;
```

```
parameter size=8;
wire [3:0] a,b,c,d,e;
```

```
assign a=size+2;
```

```
assign b=a+1;
```

```
assign c=d+e;
```

Constant
Increaser
Adder

Use Operator Bit-width Efficiently

```
module fixed_multiplier(a,b,c);  
input [8:0] a, b;  
output [8:0] c;  
reg [15:0] tmp;  
reg [8:0] c;  
assign tmp = a*b;  
assign c = tmp(15,8);  
endmodule
```

Timescale

- ❑ **`timescale**: which declares the time unit and precision.
 - ``timescale <time_unit> / <time_precision>`
 - e.g. : ``timescale 1s/1ps`, to advance 1 sec, the timewheel scans its queues 10^{12} times versus a ``timescale 1s/1ms`, where it only scans the queues 10^3 times.
- ❑ The `time_precision` must be at least as precise as the `time_unit`.
- ❑ Keep precision as close in scale to the time units as is practical.
- ❑ If not specified, the simulator may assign a default timescale unit.
- ❑ The smallest precision of all the timescale directive determines the “simulation time unit” of the simulation.

Omit for Synthesis

- ❑ Omit the Wait for XX ns Statement
 - Do not use “#XX;”
- ❑ Omit the ...After XX ns or Delay Statement
 - Do not use “assign #XX Q=0;”
- ❑ Omit initial values
 - Do not use “initial sum = 1'b0;”

Non-Synthesizable Style

- ❑ Either non-synthesizable or incorrect after synthesis
- ❑ **initial** block is forbidden (non-synthesizable)
- ❑ Multiple assignments (multiple driving sources)
- ❑ Mixed blocking and non-blocking assignment

Summary

- ☐ No initial in the RTL code
- ☐ Avoid unnecessary latches
- ☐ Avoid combinational feedback
- ☐ For sequential blocks, use non-blocking statement
- ☐ For combinational blocks, use blocking statements

Lab 1-2

RTL Simulation

Tools

☐ Simulators

- Verilog-XL, NC-Verilog, Altera Quartus, ModelSim and etc.


☐ Synthesizers

- Design vision, Ambit, and etc.

☐ Debugger and verification tools

- Debussy, nWave, nLint, and etc.
- nLint can check the correctness of your code's syntax

Verilog Simulator



Run Verilog Simulation(1/2)

□ Method 1:

- `unix% verilog alu.v t_alu.v`
- `unix% ncverilog +access+r alu.v t_alu.v`
- Method 2:
- Using additional file alu.f
alu.v
t_alu.v
- `unix% verilog -f alu.f`
- `unix% ncverilog +access+r -f alu.f`

□ Method 3:

- Using additional description `include “module_file”

Run Verilog Simulation(2/2)

```
Compiling source file "bist_std1500_1024x32.v"
Highest level modules:
bist_std1500

0 simulation events (use +profile or +listcount
CPU time: 0.0 secs to compile + 0.0 secs to lin
End of Tool:  VERILOG-XL      06.10.001-p  N
```

No syntax error

```
Compiling source file "bist_std1500_1024x32.v"
Error!      syntax error
            "bist_std1500_1024x32.v", 228: 4<-
1 error
End of Tool:  VERILOG-XL      06.10.001-p  N
```

1 Syntax error!

Testbench

- Compare this with your design

```
module testfixture;  
    •Declare signals  
    •Instantiate modules  
    •Applying stimulus  
    •Monitor signals  
endmodule
```

FSDB File

- ❑ Waveform file format
- ❑ Add commands in testbench

```
// testbench.v
module ...();
...
initial begin
    $fsdbDumpfile("abcd.fsdb");
    $fsdbDumpvars;
End
...
endmodule
```

Example of Testbench

```
//alu.v
/* This is sample code.
The function is ALU.
*/
module ALU(a,b,sel,out);
input [7:0] a,b;      //Data in
output[7:0]out;       //Data out
input [2:0]sel;       //Control select

reg [7:0]out;
wire ...
...
always@(...)begin
...
end
...
endmodule
```

```
//t_alu.v
/* This is testbench of sample code.
The function is ALU.
*/
module test_ALU;
reg [7:0] A,B;
reg[2:0]SEL;
wire[7:0] OUT;


ALU U0(.a(A),.b(B),.sel(SEL),.out(OUT));
always #5 B=~B;
initial
begin
A=0;B=0;SEL=0;
#10 A=0;SEL=1;
#10 SEL=0;

....
#10 SEL=1;
#10 $finish;
end
initial begin
$fsdbDumpfile("ALU.fsdb");
$fsdbDumpvars;
end
endmodule
```


Debussy – Getting Start


□ Using nWave or Debussy

- `unix% nWave&`
- `unix% debussy&`




Get Signals


- ❑ Select “Signal” -> “Get Signal”




Observe Waveform



Change Radix



Save Waveform



LAB Time