


# CMOS Operational Amplifier (1)


# Operational Amplifier

- Operational Amplifiers are amplifiers (controlled sources) that have sufficiently high forward gain so that when negative feedback is applied, the closed-loop transfer function is practically independent of the gain of the op amp.



- The primary requirement of an op amp is to have an open-loop gain that is sufficiently large to implement the negative feedback concept → most CMOS op amps use 2 or more stages of gain.

## Block diagram of a general two-stage op amp



# Ideal Op Amp

Ideally, an op amp has:

- Infinite differential-voltage gain
- Infinite input-resistance
- Zero output resistance


In reality, an op amp only approaches these values. For most applications where unbuffered CMOS op amps are used, an open-loop gain of 2000 or more is usually sufficient.

## Symbol for an op amp

- In the non-ideal case the output voltage  $v_{OUT}$  can be expressed as



$$v_{OUT} = A_V(v_1 - v_2)$$

$A_V$  is used to designate the open-loop differential-voltage gain.  $v_1$  and  $v_2$  are the input voltages applied to the noninverting and inverting terminals respectively.




## Op Amp = null port

- If the gain of the op amp is large enough, the input port of the op amp becomes a null port when negative feedback is applied.
- A null port (or *nullor*) is a pair of terminals to a network where the voltage across the terminals is zero and the current flowing into or out of the terminals is also zero.
- $v_i = v_1 - v_2$ ;       $i_i = i_1 = -i_2$ ;       $v_i = i_i = 0$



## Characterization of Op Amp




- $R_{id}$ ,  $C_{id}$ =finite differential input impedance
- $R_{out}$ = output resistance
- $R_{icm}$ =common-mode input resistance
- $V_{os}$ =input-offset
- $I_{os}$  (not shown)= input-offset= $I_{B1} - I_{B2}$
- $e_n^2$ ,  $i_n^2$  rms voltage- and current-noise source
- $v_1/CMRR$ = CMRR model

## Differential-frequency response

- The differential-frequency response is given as

$$V_{out}(s) = A_v(s)[V_1(s) - V_2(s)] \pm A_c(s) \left( \frac{V_1(s) + V_2(s)}{2} \right)$$



where

$$A_v(s) = \frac{A_{v0}}{\left( \frac{s}{p_1} - 1 \right) \left( \frac{s}{p_2} - 1 \right) \left( \frac{s}{p_3} - 1 \right) \dots}$$

$p_1, p_2, \dots$  are poles of the op-amp open-loop transfer function.

## Power-supply rejection ratio (PSRR)

- The PSRR is defined as the product of the ratio of the change in supply voltage to the change in output voltage of the op amp caused by the change in the power supply and the open-loop gain of the op amp.

$$PSRR = \frac{\Delta V_{DD}}{\Delta V_{OUT}} A_v(s) = \frac{V_o / V_{in} (V_{dd} = 0)}{V_o / V_{dd} (V_{in} = 0)}$$


- Ideal op amp would have an infinite PSRR.

- Common-mode input range is the voltage range over which the input common-mode signal can vary. Typically, this range is 1-2 V less than  $V_{DD}$  and 1-2 V more than  $V_{SS}$
- The output of the op amp has several important limits, one of which is the maximum output current sourcing and sinking capability. There is a limited range over which the output voltage can swing while still maintaining high-gain characteristics.

## Other nonidealities


- The output also has a voltage rate limit called slew rate
- The slew rate is generally determined by the maximum current available to charge or discharge a capacitance. Normally the SR is not limited by the output, but by the current sourcing/sinking capability of the first stage
- The Settling Time is the time needed for the output of the op amp to reach a final value (to within a predetermined tolerance) when excited by a small signal.  
(This is not to be confused with the slew rate, which is a large-signal phenomenon)  
Small-signal settling time can be completely determined from the location of the poles and zeros in the small-signal equivalent circuit, whereas slew rate is determined from the large-signal condition of the circuit.

# Settling time




Transient response of an op amp with negative feedback illustrating settling time  $T_S$ .  $\epsilon$  is the tolerance to the final value used to define the settling time.

# Categorization of CMOS Op Amps




## Classical two stage op amp

- The first stage consists of a differential amplifier converting the differential input voltage to differential currents. This differential currents are applied to a current mirror load recovering the differential voltage.
- The second stage is a common source converting the second stage input voltage to current. This transistor is loaded by a current-sink load, which converts the current to voltage at the output.



# Folded-cascode op amp

- This architecture was developed in part to improve the input common-mode range and the PSRR.
- One of the advantage is that it has a push-pull output: the op amp can actively sink or source current from the load. (the output stage of the previous two-stage op amp is Class A, which means that either its sinking or sourcing capability is fixed.)



# Design of Op Amps

The design of an op amp can be divided into two design-related activities that are for the most part independent of one other.

- Choosing or creating the basic structure of the op amp. A diagram that describes the interconnection at all of the transistors results.
- Selecting dc currents and beginning to size the transistors and design the compensation circuit.

Most of the work is associated to this 2<sup>nd</sup> phase. Computer circuit simulations, based on hand calculations are used extensively to aid the designer phase.

## Boundary conditions and requirements

- **Boundary conditions:**


1. Process specification ( $V_T$ ,  $K'$ ,  $C_{ox}$ , etc.)
2. Supply voltage and range
3. Supply current and range
4. Operating temperature and range

- **Requirements**

1. Gain
2. Gain Bandwidth
3. Settling time
4. Slew rate
5. Input common-mode range, ICMR
6. Common-mode rejection ratio CMRR
7. Power-supply rejection ratio, PSRR
8. Output-voltage swing
9. Output resistance
10. Offset
11. Noise
12. Layout area

### **Specifications for a Typical Unbuffered CMOS Op Amp**

Boundary Conditions	Requirement
<b>Process Specification</b>	
Supply Voltage	$\pm 2.5 \text{ V } \pm 10\%$
Supply Current	$100 \mu\text{A}$
Temperature Range	0 to $70^\circ\text{C}$
Specifications	Value
Gain	$\geq 70 \text{ dB}$
Gainbandwidth	$\geq 5 \text{ MHz}$
Settling Time	$\leq 1 \mu\text{sec}$
Slew Rate	$\geq 5 \text{ V}/\mu\text{sec}$
Input <i>CMR</i>	$\geq \pm 1.5 \text{ V}$
<i>CMRR</i>	$\geq 60 \text{ dB}$
<i>PSRR</i>	$\geq 60 \text{ dB}$
Output Swing	$\geq \pm 1.5 \text{ V}$
Output Resistance	N/A, capacitive load only
Offset	$\leq \pm 10 \text{ mV}$
Noise	$\leq 100 \text{ nV}/\sqrt{\text{Hz}}$ at 1KHz
Layout Area	$\leq 10,000 \text{ min. channel length}^2$



## Compensation block

- Two basic methods of compensation are suggested by the opposite parallel paths into the compensation block
  1. Feedback
  2. Feedforward
- The method is greatly dependent on the number of stages present

## Design steps

1. Decide on a suitable configuration  
(for example, if extremely low noise and offset are a must, then a configuration that affords high gain in the input stage is required. If there are low-power requirements, then a class AB-type output stage may be necessary. )
2. Determine the type of Compensation Needed to meet the specifications.
3. Design Device Sizes for proper dc, ac, and Transient Performance

# Compensation of op amps

## **Objective**

Objective of compensation is to achieve stable operation when negative feedback is applied around the op amp.

## **Types of Compensation**


1. Miller – Use of a capacitor feeding back around a high-gain, inverting stage.
  - Miller capacitor only
  - Miller capacitor with an unity-gain buffer to block the forward path through the compensation capacitor. Can eliminate the RHP zero.
  - Miller with a nulling resistor. Similar to Miller but with an added series resistance to gain control over the RHP zero
2. Self compensation – Load capacitor compensates the op amp
3. Feedforward – Bypassing a positive gain amplifier resulting in phase lead. Gain can be less than unity.

# Single-loop, Negative Feedback System

Block diagram:

$A(s)$  = differential-mode voltage gain of the op amp

$F(s)$  = feedback transfer function from the output of op amp back to the input.



Definitions:

- Open-loop gain =  $L(s) = -A(s)F(s)$
- Closed-loop gain =  $\frac{V_{out}(s)}{V_{in}(s)} = \frac{A(s)}{1+A(s)F(s)}$

Stability Requirements:

The requirements for stability for a single-loop, negative feedback system is,

$$|A(j\omega_0^\circ)F(j\omega_0^\circ)| = |L(j\omega_0^\circ)| < 1$$

where  $\omega_0^\circ$  is defined as

$$\text{Arg}[-A(j\omega_0^\circ)F(j\omega_0^\circ)] = \text{Arg}[L(j\omega_0^\circ)] = 0^\circ$$


Another convenient way to express this requirement is

$$\text{Arg}[-A(j\omega_{0\text{dB}})F(j\omega_{0\text{dB}})] = \text{Arg}[L(j\omega_{0\text{dB}})] > 0^\circ$$

where  $\omega_{0\text{dB}}$  is defined as

$$|A(j\omega_{0\text{dB}})F(j\omega_{0\text{dB}})| = |L(j\omega_{0\text{dB}})| = 1$$

## Stability Requirement using Bode Plots




A measure of stability is given by the phase when  $|A(j\omega)F(j\omega)| = 1$ . This phase is called *phase margin*.

$$\text{Phase margin} = \Phi_M = \text{Arg}[-A(j\omega_{0dB})F(j\omega_{0dB})] = \text{Arg}[L(j\omega_{0dB})]$$

## Why do we want good Stability?



Consider the step response of second-order system which closely models the closed-loop gain of the op amp.




A “good” step response is one that quickly reaches its final value. Therefore, we see that phase margin should be at least 45° and preferably 60° or larger. (A rule of thumb for satisfactory stability is that there should be less than three rings.) Note that good stability is not necessarily the quickest risetime.

# Uncompensated Frequency Response of two-stage op amps (1)

Two-Stage Op Amps:



Small-Signal Model:



Note that this model neglects the base-collector and gate-drain capacitances for purposes of simplification.

## Uncompensated Frequency Response of two-stage op amps (2)

For the MOS two-stage op amp:

$$R_1 \approx \frac{1}{g_{m3}} \parallel r_{ds3} \parallel r_{ds1} \approx \frac{1}{g_{m3}} \quad R_2 = r_{ds2} \parallel r_{ds4} \quad \text{and} \quad R_3 = r_{ds6} \parallel r_{ds7}$$

$$C_1 = C_{gs3} + C_{gs4} + C_{bd1} + C_{bd3} \quad C_2 = C_{gs6} + C_{bd2} + C_{bd4} \quad \text{and} \quad C_3 = C_L + C_{bd6} + C_{bd7}$$

For the BJT two-stage op amp:

$$R_1 = \frac{1}{g_{m3}} \parallel r_{\pi3} \parallel r_{\pi4} \parallel r_{o1} \parallel r_{o3} \approx \frac{1}{g_{m3}} \quad R_2 = r_{\pi6} \parallel r_{o2} \parallel r_{o4} \approx r_{\pi6} \quad \text{and} \quad R_3 = r_{o6} \parallel r_{o7}$$

$$C_1 = C_{\pi3} + C_{\pi4} + C_{cs1} + C_{cs3} \quad C_2 = C_{\pi6} + C_{cs2} + C_{cs4} \quad \text{and} \quad C_3 = C_L + C_{cs6} + C_{cs7}$$

Assuming the pole due to  $C_1$  is much greater than the poles due to  $C_2$  and  $C_3$  gives,




The locations for the two poles are given by the following equations

$$p'_1 = \frac{-1}{R_I C_I} \quad \text{and} \quad p'_2 = \frac{-1}{R_{II} C_{II}}$$

where  $R_I$  ( $R_{II}$ ) is the resistance to ground seen from the output of the first (second) stage and  $C_I$  ( $C_{II}$ ) is the capacitance to ground seen from the output of the first (second) stage.

# Uncompensated Frequency Response of an op amps




If we assume that  $F(s) = 1$  (this is the worst case for stability considerations), then the above plot is the same as the loop gain.

Note that the phase margin is much less than  $45^\circ$ .

Therefore, the op amp must be compensated before using it in a closed-loop configuration.

## Miller Compensation of the Two-Stage Op Amp



The various capacitors are:

$C_c$  = accomplishes the Miller compensation

$C_M$  = capacitance associated with the first-stage mirror (mirror pole)

$C_I$  = output capacitance to ground of the first-stage

$C_{II}$  = output capacitance to ground of the second-stage


# Compensated Two-Stage, Small-Signal Frequency Response Model Simplified

Use the CMOS op amp to illustrate:

1.) Assume that  $g_{m3} \gg g_{ds3} + g_{ds1}$


2.) Assume that  $\frac{g_{m3}}{C_M} \gg GB$

Therefore,



Same circuit holds for the BJT op amp with different component relationships.

## General Two-Stage Frequency Response Analysis



where

$$g_{mI} = g_{m1} = g_{m2}, R_I = r_{ds2} \parallel r_{ds4}, C_I = C_1$$

and

$$g_{mII} = g_{m6}, R_{II} = r_{ds6} \parallel r_{ds7}, C_{II} = C_2 = C_L$$

Nodal Equations:

$$-g_{mI}V_{in} = [G_I + s(C_I + C_c)]V_2 - [sC_c]V_{out} \quad \text{and} \quad 0 = [g_{mII} - sC_c]V_2 + [G_{II} + sC_{II} + sC_c]V_{out}$$

Solving using Cramer's rule gives,

$$\begin{aligned} \frac{V_{out}(s)}{V_{in}(s)} &= \frac{g_{mI}(g_{mII} - sC_c)}{G_I G_{II} + s[G_{II}(C_I + C_{II}) + G_I(C_{II} + C_c) + g_{mII}C_c] + s^2[C_I C_{II} + C_c C_I + C_c C_{II}]} \\ &= \frac{A_o [1 - s(C_c / g_{mII})]}{1 + s[R_I(C_I + C_{II}) + R_{II}(C_{II} + C_c) + g_{mII}R_I R_{II}C_c] + s^2[R_I R_{II}(C_I C_{II} + C_c C_I + C_c C_{II})]} \end{aligned}$$

where,  $A_o = g_{mI}g_{mII}R_I R_{II}$

$$\text{In general, } D(s) = \left(1 - \frac{s}{p_1}\right) \left(1 - \frac{s}{p_2}\right) = 1 - s\left(\frac{1}{p_1} + \frac{1}{p_2}\right) + \frac{s^2}{p_1 p_2} \rightarrow D(s) \approx 1 - \frac{s}{p_1} + \frac{s^2}{p_1 p_2}, \text{ if } |p_2| \gg |p_1|$$

$$\therefore \boxed{p_1 = \frac{-1}{R_I(C_I + C_{II}) + R_{II}(C_{II} + C_c) + g_{mII}R_I R_{II}C_c} \approx \frac{-1}{g_{mII}R_I R_{II}C_c}}, \quad \boxed{z = \frac{g_{mII}}{C_c}}$$

$$\boxed{p_2 = \frac{-[R_I(C_I + C_{II}) + R_{II}(C_{II} + C_c) + g_{mII}R_I R_{II}C_c]}{R_I R_{II}(C_I C_{II} + C_c C_I + C_c C_{II})} \approx \frac{-g_{mII}C_c}{C_I C_{II} + C_c C_I + C_c C_{II}} \approx \frac{-g_{mII}}{C_{II}}}, \quad C_{II} > C_c > C_I$$

# Summary of Results for Miller Compensation of the Two-Stage Op Amp

There are three roots of importance:

1.) Right-half plane zero:

$$z_1 = \frac{g_{mII}}{C_c} = \frac{g_{m6}}{C_c}$$

This root is very undesirable- it boosts the magnitude while decreasing the phase.

2.) Dominant left-half plane pole (the Miller pole):

$$p_1 \approx \frac{-1}{g_{mII}R_I R_{II} C_c} = \frac{-(g_{ds2} + g_{ds4})(g_{ds6} + g_{ds7})}{g_{m6} C_c}$$


This root accomplishes the desired compensation.

3.) Left-half plane output pole:


$$p_2 \approx \frac{-g_{mII}}{C_{II}} \approx \frac{-g_{m6}}{C_L}$$

This pole must be  $\geq$  unity-gainbandwidth or the phase margin will not be satisfied.


Root locus plot of the Miller compensation:



## Miller compensation



# Compensated Open-Loop Frequency Response of the two-Stage Op Amp




Note that the unity-gainbandwidth,  $GB$ , is

$$GB = A_{vd}(0) \cdot |p_1| = (g_{mI} g_{mII} R_I R_{II}) \frac{1}{g_{mII} R_I R_{II} C_c} = \frac{g_{mI}}{C_c} = \frac{g_{m1}}{C_c} = \frac{g_{m2}}{C_c}$$

# Conceptually, where do these roots come from?


1.) The Miller pole:

$$|p_1| \approx \frac{1}{R_I(g_{m6}R_{II}C_c)}$$



2.) The left-half plane output pole:


$$|p_2| \approx \frac{g_{m6}}{C_{II}}$$



3.) Right-half plane zero (One source of zeros is from multiple paths from the input to output):


$$v_{out} = \left( \frac{-g_{m6}R_{II}(1/sC_c)}{R_{II} + 1/sC_c} \right) v' + \left( \frac{R_{II}}{R_{II} + 1/sC_c} \right) v'' = \frac{-R_{II} \left( \frac{g_{m6}}{sC_c} - 1 \right)}{R_{II} + 1/sC_c} v$$

where  $v = v' = v''$ .



## Influence of the Mirror Pole

Up to this point, we have neglected the influence of the pole,  $p_3$ , associated with the current mirror of the input stage. A small-signal model for the input stage that includes  $C_3$  is shown below:



The transfer function from the input to the output voltage of the first stage,  $V_{o1}(s)$ , can be written as

$$\frac{V_{o1}(s)}{V_{in}(s)} = \frac{-g_{m1}}{2(g_{ds2} + g_{ds4})} \left[ \frac{g_{m3} + g_{ds1} + g_{ds3}}{g_{m3} + g_{ds1} + g_{ds3} + sC_3} + 1 \right] \approx \frac{-g_{m1}}{2(g_{ds2} + g_{ds4})} \left[ \frac{sC_3 + 2g_{m3}}{sC_3 + g_{m3}} \right]$$

We see that there is a pole and a zero given as


$$p_3 = -\frac{g_{m3}}{C_3} \quad \text{and} \quad z_3 = -\frac{2g_{m3}}{C_3}$$

## Influence of the Mirror Pole

Fortunately, the presence of the zero tends to negate the effect of the pole. Generally, the pole and zero due to  $C_3$  is greater than  $GB$  and will have very little influence on the stability of the two-stage op amp.

The plot shown illustrates the case where these roots are less than  $GB$  and even then they have little effect on stability.

In fact, they actually increase the phase margin slightly because  $GB$  is decreased.



## Summary of the Condition for Stability of the two stage op amp

- Unity-gainbandwidth is given as:

$$GB = A_v(0) \cdot |p_1| = (g_{m1}g_{mII}R_I R_{II}) \cdot \left( \frac{1}{g_{mII}R_I R_{II} C_c} \right) = \frac{g_{m1}}{C_c} = (g_{m1}g_{m2}R_1 R_2) \cdot \left( \frac{1}{g_{m2}R_1 R_2 C_c} \right) = \frac{g_{m1}}{C_c}$$

- The requirement for 45° phase margin is:

$$\pm 180^\circ - \text{Arg}[AF] = \pm 180^\circ - \tan^{-1}\left(\frac{\omega}{|p_1|}\right) - \tan^{-1}\left(\frac{\omega}{|p_2|}\right) - \tan^{-1}\left(\frac{\omega}{z}\right) = 45^\circ$$

Let  $\omega = GB$  and assume that  $z \geq 10GB$ , therefore we get,

$$\pm 180^\circ - \tan^{-1}\left(\frac{GB}{|p_1|}\right) - \tan^{-1}\left(\frac{GB}{|p_2|}\right) - \tan^{-1}\left(\frac{GB}{z}\right) = 45^\circ$$

$$135^\circ \approx \tan^{-1}(A_v(0)) + \tan^{-1}\left(\frac{GB}{|p_2|}\right) + \tan^{-1}(0.1) = 90^\circ + \tan^{-1}\left(\frac{GB}{|p_2|}\right) + 5.7^\circ$$

$$39.3^\circ \approx \tan^{-1}\left(\frac{GB}{|p_2|}\right) \Rightarrow \frac{GB}{|p_2|} = 0.818 \Rightarrow \boxed{|p_2| \geq 1.22GB}$$

- The requirement for 60° phase margin:

$$\boxed{|p_2| \geq 2.2GB \text{ if } z \geq 10GB}$$


- If 60° phase margin is required, then the following relationships apply:

$$\frac{g_{m6}}{C_c} > \frac{10g_{m1}}{C_c} \Rightarrow \boxed{g_{m6} > 10g_{m1}} \quad \text{and} \quad \frac{g_{m6}}{C_2} > \frac{2.2g_{m1}}{C_c} \Rightarrow \boxed{C_c > 0.22C_2}$$

## Controlling the right-half plane (RHP) zero

Why is the RHP zero a problem?

Because it boosts the magnitude but lags the phase - the worst possible combination for stability.




Solution of the problem:

If a zero is caused by two paths to the output, then eliminate one of the paths.

# Use of buffer to eliminate the feedforward path through the Miller Capacitor

Model:

The transfer function is given by the following equation,



$$\frac{V_o(s)}{V_{in}(s)} = \frac{(g_{mI})(g_{mII})(R_I)(R_{II})}{1 + s[R_I C_I + R_{II} C_{II} + R_I C_c + g_{mII} R_I R_{II} C_c] + s^2[R_I R_{II} C_{II} (C_I + C_c)]}$$

Using the technique as before to approximate  $p_1$  and  $p_2$  results in the following

$$p_1 \cong \frac{-1}{R_I C_I + R_{II} C_{II} + R_I C_c + g_{mII} R_I R_{II} C_c} \cong \frac{-1}{g_{mII} R_I R_{II} C_c}$$

and

$$p_2 \cong \frac{-g_{mII} C_c}{C_{II} (C_I + C_c)}$$

Comments:

Poles are approximately what they were before with the zero removed.


For 45° phase margin,  $|p_2|$  must be greater than  $GB$

For 60° phase margin,  $|p_2|$  must be greater than  $1.73GB$

# Use of Buffer with Finite Output Resistance to Eliminate the RHP Zero

Assume that the unity-gain buffer has an output resistance of  $R_o$ .

Model:



It can be shown that if the output resistance of the buffer amplifier,  $R_o$ , is not neglected that another pole occurs at,


$$p_4 \cong \frac{-1}{R_o[C_I C_c / (C_I + C_c)]}$$

and a LHP zero at

$$z_2 \cong \frac{-1}{R_o C_c}$$

Closer examination shows that if a resistor, called a *nulling resistor*, is placed in series with  $C_c$  that the RHP zero can be eliminated or moved to the LHP.

## Use of nulling Resistor to Eliminate the RHP Zero (or turn it into a LHP zero)



Nodal equations:

$$g_{mI}V_{in} + \frac{V_I}{R_I} + sC_I V_I + \left( \frac{sC_c}{1 + sC_c R_z} \right) (V_I - V_{out}) = 0$$

$$g_{mII}V_I + \frac{V_o}{R_{II}} + sC_{II}V_{out} + \left( \frac{sC_c}{1 + sC_c R_z} \right) (V_{out} - V_I) = 0$$

Solution:

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{a\{1 - s[(C_c/g_{mII}) - R_z C_c]\}}{1 + bs + cs^2 + ds^3}$$

where

$$a = g_{mI}g_{mII}R_I R_{II}$$

$$b = (C_{II} + C_c)R_{II} + (C_I + C_c)R_I + g_{mII}R_I R_{II}C_c + R_z C_c$$

$$c = [R_I R_{II}(C_I C_{II} + C_c C_I + C_c C_{II}) + R_z C_c (R_I C_I + R_{II} C_{II})]$$

$$d = R_I R_{II} R_z C_I C_{II} C_c$$

## Use of nulling Resistor to Eliminate the RHP Zero

If  $R_z$  is assumed to be less than  $R_I$  or  $R_{II}$  and the poles widely spaced, then the roots of the above transfer function can be approximated as

$$p_1 \cong \frac{-1}{(1 + g_{mII}R_{II})R_I C_c} \cong \frac{-1}{g_{mII}R_{II}R_I C_c}$$

$$p_2 \cong \frac{-g_{mII}C_c}{C_I C_{II} + C_c C_I + C_c C_{II}} \cong \frac{-g_{mII}}{C_{II}}$$


$$p_4 = \frac{-1}{R_z C_I}$$

and

$$z_1 = \frac{1}{C_c(1/g_{mII} - R_z)}$$

Note that the zero can be placed anywhere on the real axis.

## Conceptual Illustration of the Nulling Resistor Approach



The output voltage,  $V_{out}$ , can be written as

$$V_{out} = \frac{-g_{m6}R_{II}\left(R_z + \frac{1}{sC_c}\right)}{R_{II} + R_z + \frac{1}{sC_c}} V' + \frac{R_{II}}{R_{II} + R_z + \frac{1}{sC_c}} V'' = \frac{-R_{II}\left[g_{m6}R_z + \frac{g_{m6}}{sC_c} - 1\right]}{R_{II} + R_z + \frac{1}{sC_c}} V$$

when  $V = V' = V''$ .

Setting the numerator equal to zero and assuming  $g_{m6} = g_{mII}$  gives,

$$z_1 = \frac{1}{C_c(1/g_{mII} - R_z)}$$

## A Design Procedure that Allows the RHP Zero to Cancel the Output Pole, $p_2$


We desire that  $z_1 = p_2$  in terms of the previous notation.

Therefore,

$$\frac{1}{C_c(1/g_{mII} - R_z)} = \frac{-g_{mII}}{C_{II}}$$

The value of  $R_z$  can be found as

$$R_z = \left( \frac{C_c + C_{II}}{C_c} \right) (1/g_{mII})$$



With  $p_2$  canceled, the remaining roots are  $p_1$  and  $p_4$  (the pole due to  $R_z$ ). For unity-gain stability, all that is required is that

$$|p_4| > A_v(0)|p_1| = \frac{A_v(0)}{g_{mII}R_{II}R_I C_c} = \frac{g_{mI}}{C_c}$$

and

$$(1/R_z C_I) > (g_{mI}/C_c) = GB$$

Substituting  $R_z$  into the above inequality and assuming  $C_{II} \gg C_c$  results in

$$C_c > \sqrt{\frac{g_{mI}}{g_{mII}}} C_I C_{II}$$

This procedure gives excellent stability for a fixed value of  $C_{II}$  ( $\approx C_L$ ).

Unfortunately, as  $C_L$  changes,  $p_2$  changes and the zero must be readjusted to cancel  $p_2$ .