



# Cascode & Other Improved Amplifier Building Blocks

ECEN 4228/5008

Fall 2004


\* Figure examples from [Allen/Holberg] reference text unless otherwise stated

# Cascode – Input Stage




Text Figure 6.5-1

# Two-Stage w/ Cascode Input



Analog IC Design





2<sup>nd</sup>  
Stage

Cascode  
bias

Text Figure 6.5-2



# Cascode: 2<sup>nd</sup> “Miller” Stage



Text Figure 6.5-3



# Improve ICMR: I-Source Load






Text Figure 6.5-6








# Bias circuits for high gain folded cascode




\* [Grey/Meyer] reference text, Fig. 6.30




# Issues w/ ICMR



Analog IC Design




Text Figure 7.6-1



Text Figure 7.6-3




# Rail-to-Rail Concept




Analog IC Design

p-ch pair

n-ch pair



Mirror to output stage




Variable gain





# Another Solution




Analog IC Design

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 31, NO. 7, JULY 1996

1035

## Compact CMOS Constant- $g_m$ Rail-to-Rail Input Stage with $g_m$ -Control by an Electronic Zener Diode

Ron Hogervorst, John P. Tero, and Johan H. Huijsing




**Zener absorbs  $6I_{ref}$  when both n & p-ch are on**



Fig. 1. Rail-to-rail input stage. The zener diode regulates the  $g_m$  at a constant value.




# Implementation




Analog IC Design



# Complete Amplifier



Analog IC Design



# Specifications





Analog IC Design

Parameter	opamp1	opamp2	unit
Die area	0.06	0.06	mm <sup>2</sup>
Supply voltage range	2.7 to 6	2.7 to 6	V
Quiescent current	210	215	μA
Peak output current	7.5	7.5	mA
Common-mode input voltage range	$V_{SS}-.5$ to $V_{DD}+.8$	$V_{SS}-.5$ to $V_{DD}+.8$	V
Output voltage swing	$V_{SS}+.1$ to $V_{DD}-.1$	$V_{SS}+.1$ to $V_{DD}-.1$	V
Offset voltage	3	3	mV
CMRR			dB
$V_{common}$ : from $V_{SS}-0.5V$ to $V_{SS}+.6$	80	80	
from $V_{SS}+0.6V$ to $V_{SS}+1.1V$	43	43	
from $V_{SS}+1.1V$ to $V_{DD}-1.1V$	74	74	
from $V_{DD}-1.1V$ to $V_{DD}-0.5V$	43	43	
from $V_{DD}-0.5V$ to $V_{DD}+.8V$	70	70	
Open-loop gain	83	85	dB
Unity-gain frequency	1.7	1.9	MHz
Unity-gain phase margin	76	80	°
Slew-rate	8	8	V/μs
Settling-time (1%, $V_{step}=1V$ )	0.3	0.3	μs





# Class A/B Output Stage



CD  
output  
stage


Source-  
Follower  
Biasing

# Very Low Rout: Feedback




Text Figure 7.1-6

# Complete Low Rout Amp




Analog IC Design







Text Figure 7.1-8

# Power Supply Rejection Ratio




Analog IC Design




Text Figures 6.4-2 – 6.4-5




# Fully Differential



Analog IC Design




Text Figure 7.3-1



Text Figure 7.3-2

# 2-stage Miller Differential Out





Text Figure 7.3-3





# 2-stage, folded cascode, diff-out



Text Figure 7.3-7

# 1-stage, cascode, symmetrical, cross-coupled (high SR)!



Analog IC Design





Figure 7.3-10




# CMFB

## Common-mode-feedback



Analog IC Design



Text Figure 7.3-13