



Basic Two-stage unbuffered Op-Amp Example

J P Silver

E-mail: john@rfic.co.uk

1 ABSTRACT

This paper uses theory discussed in the op-amp tutorial to provide a step-by-step design of a practical op-amp using the CN20 process. ADS simulations and results have been given to verify the hand calculations during the design process.

2 INTRODUCTION

This tutorial describes the step-by-step process in designing an op-amp to meet specific goals including gain, gain bandwidth, phase margin, CMRR and voltage swing.

From the OP-Amp design tutorial we described the main equations required in order to define bias currents, W/L ratios and op-amp topography.

The equations given refer to the circuit elements of the op-amp shown in **Figure 1**.

3 DESIGN EQUATIONS

(1) Slew Rate (setting of I5)

$I_5 = S.R.C_c$ (typical slew rates are 10V/us).

$I_5 = 10(\text{Settlingtime}).C_c$

The tail current I5 determines the slew rate ie

$I_5 = S.R.C_c$ Where C_c is the Miller capacitor

There, are however constraints on C_c :-

$C_c > 0.22.C_{Load}$ and $C_c \leq \frac{GM_2}{2\pi.G.B}$

$f_{pole2} \gg 2.2G.B$ ie $\frac{GM_2}{2\pi.C_{LOAD}} \gg 2.2G.B$

Alternatively I5 is given by:

$$I_5 \approx 10 \left(\frac{V_{DD} + |V_{SS}|}{2.T_s} \right) \text{ Where } T_s = \text{settling time (s)}$$

(2) Gain & Gain Bandwidth

The gain bandwidth is a function of the differential amplifier stage g_m and the miller compensation capacitor C_c ie

$$G.B = \frac{g_{m_2}}{C_c} \quad (\text{typically gain bandwidths are 5MHz}).$$

Also $g_{m_6} > 10.g_{m_1}$

(3) First Stage Gain

The gain of the differential amplifier, is given by the product of g_{m3} and the load conductance

$$AV_{diff} = \frac{-g_{m_2}}{g_{o_2} + g_{o_4}} \text{ as } g_o = g_{ds} = I_d \cdot \lambda$$

$$AV_{diff} = \frac{-g_{m_2}}{\frac{I_5}{2}(\lambda_2 + \lambda_4)} = \frac{-2g_{m_2}}{I_5(\lambda_2 + \lambda_4)} \text{ as } g_o = I_d \cdot \lambda$$

(4) Second Stage Gain

The gain of the current source inverting amplifier, is given by the product of g_{m6} and the load conductance ie

$$AV_{O/P} = \frac{-g_{m_6}}{g_{o_7} + g_{o_6}} \text{ as } g_o = g_{ds} = I_d \cdot \lambda$$

$$AV_{O/P} = \frac{-g_{m_6}}{I_6(\lambda_7 + \lambda_6)} = \text{ as } g_o = I_d \cdot \lambda$$




Figure 1 Simple Compensated OP-Amp circuit with capacitive load, using N-type differential amplifier input stage. Note that many of the devices are paired with the same W/L ratio's as shown by the colours (ie M8 = M5, M1 = M2 and M3 = M4).

(5) Positive CMR V_{IN} MAX

This is the maximum output from the differential amplifier and is given by:-

$$V_{IC(MAX)} = V_{DD} - V_{GS3} + V_{T1}$$

Where $V_{GS3} = \sqrt{\frac{I_5}{\beta_3}} + V_{T3}$

$$= V_{DD} - \sqrt{\frac{I_5}{\beta_3}} - |V_{T3}| + V_{T1}$$

(6) Negative CMR V_{IN} (MIN)

This is the minimum output from the differential amplifier and is given by:

$$V_{IC(MIN)} = V_{SS} + V_{GS1} + V_{DS5} \quad \text{With Q5 in saturation} \quad V_{DS5} = \sqrt{\frac{2I_5}{\beta_5}}$$

$$V_{GS1} = \sqrt{\frac{I_5}{\beta_1}} + V_{T1} \quad \text{Where } \beta = K \frac{W}{L}$$

$$\therefore V_{IC(MIN)} = V_{SS} + \sqrt{\frac{I_5}{\beta_1}} + V_{T1} + \sqrt{\frac{2I_5}{\beta_5}}$$

4 SPECIFICATION

The specification of the op-amp to design is given in **Table 1** below:

Parameter	Target value	Units
Voltage Gain (A_v)	≥ 60	dB
Supply Voltage	± 5	V
Gain Bandwidth (GB)	1	MHz
Slew Rate	> 5	V/us
Gate Length	1	um
CMVR	+4, -3	V
Output swing (unbuffered)	± 4	V
Power consumption	< 5	mW
Output Load Capacitance	15	pF

Table 1 Op-Amp example specification table

5 SPICE MODELS

CN20 Process Level 2 spice Models



LEVEL2_Model

```


cmosn
NMOS=yes      Tox=4.3500e-08
Vto=0.8756    Nsub=3.3160e+15
Kp=4.5494e-05 Nfs=8.1800e+12
Gamma=0.4179  Tpg=1
Phi=0.600000  Xj=0.200000 um
Lambda=2.9330e-02 Ld=2.3950e-07
Pb=0.800000   Uo=573.1
Cgso=2.8518e-10 Ucrit=5.9160e+04
Cgdo=2.8518e-10 Uexp=1.5920e-01
Cgbo=4.0921e-10 Vmax=6.0280e+04
Rsh=1.0310e+01 Delta=8.5650e+00
Cj=1.0375e-04  Tnom=27
Mj=0.6604
Cjsw=2.1694e-10
Mjsw=0.178543
    
```



LEVEL2_Model


```

cmosp
PMOS=yes      Tox=4.3500e-08
Vto=-0.8889   Nsub=1.0190e+16
Kp=1.5035e-05 Nfs=6.1500e+12
Gamma=0.7327  Xj=0.200000 um
Phi=0.600000  Ld=2.9230e-07
Lambda=4.2290e-02 Uo=189.4
Pb=0.800000   Ucrit=9.5670e+04
Cgso=3.4805e-10 Uexp=2.7910e-01
Cgdo=3.4805e-10 Vmax=9.9990e+05
Cgbo=4.0305e-10 Delta=4.8720e+00
Rsh=1.8180e+01 Tnom=27
Cj=3.2456e-04
Mj=0.6044
Cjsw=2.5430e-10
Mjsw=0.244194
    
```



```

MOSFET_PMOS
MOSFET2
Model=cmosp
Length=L um
Width=W um
Temp=27
    
```



```

MOSFET_NMOS
MOSFET1
Model=cmosn
Length=L um
Width=W um
Temp=27
    
```

```

VAR
VAR1
L=1.0
W=1.0
    
```

Spice models used (Orbit CN20)

6 INITIAL DESIGN

We can design the op-amp in stages by considering the first stage differential amplifier. We need to define the tail current (to define M5), the gain bandwidth (to define M1 & M3) and finally the maximum CMRR (to define M3 & M4).

The slew rate allows us to determine the tail current I_5 and hence the gate dimensions of this device.

$$C_c > 0.22 \cdot C_{load}$$

$$C_{load} \leq 15 \text{ pF} \text{ which makes } C_c = 0.22 \cdot 15 = 3.3 \text{ pF,}$$

let this be 4pF

The tail current I_5 determines the slew rate ie

$$I_5 = S.R. \cdot C_c \quad \text{Where } C_c \text{ is the Miller capacitor and } = 4 \text{ pF}$$

$$I_5 = 5 \times 10^6 \cdot 4 \times 10^{-12} = 20 \mu\text{A}$$

We can now define the W and L dimensions of M5 and M8.

(2) Gain bandwidth product (GB)

To be safe set GB from 1MHz to 2MHz

$$C_c \leq \frac{G_{M1}}{2\pi \cdot G.B} \quad \text{Rearrange to give } G_{M1} \text{ ie}$$

$$G_{M1} = 2\pi \cdot G.B \cdot C_c = 2\pi \cdot 2 \cdot 10^6 \cdot 4 \cdot 10^{-12} = 50 \mu\text{AV}^{-2}$$

$$\text{Now find } \frac{W_1}{L_1} = \frac{W_2}{L_2} = \frac{(G_{M2})^2}{K_N \cdot I_5} =$$

$$\frac{W_1}{L_1} = \frac{W_2}{L_2} = \frac{(50 \cdot 10^{-6})^2}{4.5494 \cdot 10^{-5} \cdot 20 \cdot 10^{-6}} = 2.7$$

$$\text{Initially set } \frac{W_1}{L_1} = \frac{W_2}{L_2} \text{ to } 3$$

$$V_{gs1} = \sqrt{\frac{2 \cdot I_1}{\beta_1}} + V_{T1} \quad \text{but } I_1 = \frac{I_5}{2}$$

$$\therefore V_{gs1} = \sqrt{\frac{I_5}{\beta_1}} + V_{T1} = \sqrt{\frac{20 \cdot 10^{-6}}{50 \cdot 10^{-6}}} + 0.8756 = 1.5 \text{ V}$$



3) CMV

As we have a 5V rail and want CMV to be >3 then we can allow 2V drop across the differential amplifiers and their bias FET's ie

CMV(MAX) – to find M3/M4 details:

$$V_{IC(MAX)} = V_{DD} - V_{GS3} - V_{DS1} + V_{gs1}$$

$$-V_{DS1} + V_{gs1} = V_{T1} \therefore$$

$$V_{IC(MAX)} = V_{DD} - V_{GS3} + V_{T1} \text{ so}$$

$$V_{GS3} = V_{T3} + \sqrt{\frac{2 \cdot I_3}{\beta_3}}$$

$$V_{T1} - V_{GS3} \leq 2V \therefore V_{T1} - V_{T3} + \sqrt{\frac{2 \cdot I_3}{\beta_3}} \leq 2V$$

Rearrange to get β_3

$$\text{Where } I_3 = \frac{I_5}{2}$$

$$\beta_3 = \frac{I_5}{[(V_{DD} - V_{IC(MAX)}) - V_{T1} + |V_{T3}|]^2}$$

$$= \frac{20E^{-6}}{[(5 - 4) - |0.8889| + 0.8756]^2} = 20.5\mu AV^{-2}$$

$$\frac{W_3}{L_3} = \frac{\beta_3}{K_P} = \frac{20.5E^{-6}}{1.5035E^{-5}} = 1.33 \therefore \text{Set } \frac{W_3}{L_3} = \frac{W_4}{L_4} = 1$$

(4) CMV(MIN) – to find M5/M8 details:

$$V_{IC(MIN)} = V_{SS} + V_{GS1} + V_{DS5}$$

$$V_{GS1} = 1.5V$$

$$\text{With Q5 in saturation } V_{DS5} = \sqrt{\frac{2I_5}{\beta_5}} \text{ Rearrange to get } \beta_5$$

$$\text{ie } 4 = 5 - 1.5 - \sqrt{\frac{2I_5}{\beta_5}} \Rightarrow$$

$$\frac{2 \cdot 20E^{-6}}{[-3 - (-5) - 1.5]^2} = \beta_5 = 160\mu AV^{-2}$$

$$\frac{W_5}{L_5} = \frac{\beta_5}{K_N} = \frac{160E^{-6}}{4.5494E^{-5}} = 3.5$$

This completes the design of the first differential amplifier stage. The estimated gain of this stage will be:

$$A_1 = \frac{2 \cdot G_{M2}}{I_5(\lambda_4 + \lambda_2)} = \frac{2 \cdot 50E^{-6}}{20E^{-6}(2.933E^{-2} + 4.229E^{-2})} = 69$$

$$\text{In dB} = 20\log(69) = 37\text{dB}$$

The simulation using a transient analysis (Pspice) within ADS is shown in **Figure 2**. This simulation uses Level 1 Spice models for the CN20 MOSFETS. This is the simplest spice model and is used to check the hand calculations. The data required is Vto (Threshold voltage), Kappa (Transconductance parameter), Gamma (Bulk threshold parameter), Lambda (Channel length modulation parameter) and Phi (Surface potential at strong inversion).




Figure 2 ADS Simulation setup for Input differential amplifier stage using level 1 Spice models.




Figure 3 ADS simulation result showing a voltage gain of ~37dB as predicted using hand calculations.

(5) Find I_6 and W/L_6

There are two expressions for M_6 :

$$G_{M6} = 2.2 \cdot G_{M2} \frac{C_{Load}}{C_C} \text{ and } G_{M6} \geq 10 \cdot G_{M2} \text{ These give}$$

$$G_{M6} = 2.2 \cdot 50E^{-6} \frac{15E^{-12}}{4E^{-12}} = 412 \mu A V^{-2}$$

and $G_{M6} \geq 10 \cdot 50E^{-6} = 500 \mu A V^{-2}$

Lets go for the higher GM of $500 \mu A V^{-2}$

$$\frac{W_3}{L_3} = \frac{W_4}{L_4} = \frac{W_6}{L_6} \text{ Rearrange to get } \frac{W_6}{L_6} \text{ ie } = \frac{W_4}{L_4} \frac{G_{M6}}{G_{M4}}$$

$$\frac{W_6}{L_6} = 1 \cdot \frac{500E^{-6}}{20.5E^{-6}} = 24$$

$$G_{M6} = \sqrt{\frac{2 \cdot K_P \cdot W_6 \cdot I_6}{L_6}} \text{ Rearrange to get } I_6 \Rightarrow$$

$$I_6 = \frac{G_{M6}^2}{2K_P \frac{W_6}{L_6}} = \frac{(500E^{-6})^2}{2 \cdot 1.5035E^{-5} (24)} = 346 \mu A$$

(7) W/L_7

$$\frac{W_7}{L_7} = \frac{I_6}{I_5} \cdot \frac{W_5}{L_5}$$

$$\frac{W_7}{L_7} = \frac{I_6}{I_5} \cdot \frac{W_5}{L_5} = \frac{346E^{-6}}{20.5E^{-6}} \cdot 3.5 = 60$$

(8) Gain check (two-stages)

$$A_1 = \frac{2 \cdot G_{M2}}{I_5 (\lambda_4 + \lambda_2)} = \frac{2 \cdot 50E^{-6}}{20E^{-6} (2.933E^{-2} + 4.229E^{-2})} = 68$$

$$A_2 = \frac{G_{M6}}{I_6 (\lambda_7 + \lambda_6)} = \frac{500E^{-6}}{346E^{-6} (2.933E^{-2} + 4.229E^{-2})} = 20$$

$$A1.A2 = 20 \log(68 \cdot 20) = 62 \text{ dB}$$

We can now analyse the whole circuit using the AC ADS analysis shown in.

NOTE For this simulation the model for the FET's has been set at level 1 which uses similar formulae found in the hand calculations. To get a more repre-

sentative simulation the levels have to be set to level
2.





Figure 4 Two-stage op-amp using level 1 mosfet data for the Orbit CN20 process. The Op-amp is configured in open loop by ground the non-inverting input and applying an ac source to the inverting input.

Figure 5 Simulation result of the ADS setup of



Eqn vgs1=0-DC.vs1

Eqn vgs3=DC.VDD-DC.vg3

Eqn Vsat4=DC.VDD-DC.Vout

Eqn Vds1=vgs3-DC.vs1

...S_diff.i	...S_out.i
21.16uA	348.6uA

vgs1	vgs3	Vsat4	Vds1
1.790	2.220	2.220	4.010




Figure 4. A number of parameters need some optimization ie gain (we require >60dB simulation predicts 59dB) slightly more gain bandwidth (Although our specification is 1MHz we decided on a GB of 2MHz, so we can trade GB for a slightly degraded phase margin that currently stands at 71 degrees).

7 DESIGN OPTIMISATION

The design doesn't quite meet the gain and gain bandwidth specification. However we can trade off the excess phase margin of this design. The following table () gives an indication on what parameters effect key design drivers.

Parameter	Slew rate	Gain	Phase Margin	Gain Bandwidth
Increase I5	↑	↓	↓	↑
Increase Cc	↓	-	↑	↓
Increase W/L ₁	-	↑	↓	↓
Increase Rz	-	-	↑	-

Table 2 Design drivers for key op-amp performance parameters.

We can degrade the phase margin by reducing Cc from 4pF to 3.5pF. This should increase the gain bandwidth and also increase the slew rate. Increasing W/L1 & 2 (from 2.5 to 4) will increase the gain and gain bandwidth again at the expense of phase margin.

Simulation using the new circuit values results in the new gain and phase response of **Figure 6 & Figure 7**.

We can see that the gain is now >60dB (61.5dB) the gain bandwidth is now >2MHz with the phase margin reducing to 62 degrees.

The op-amp design now meets the given specification.

Figure 9 uses a transient simulation to allow the pulse rise time to be measured.





Figure 6 Optimised Op-Amp gain response showing gain and gain bandwidth (markers 1 & 2 respectively).



...S_diff.i	...S_out.i
21.21uA	348.9uA

Figure 7 Optimised Op-Amp phase response showing the phase margin to be 62 degrees (Marker3). The tail current (21.2uA) and output stage current (349uA) are also shown.

8 SIMULATIONS

This section will check the basic design against the specification. We have verified open loop gain and phase margin and now we will take a look at the slew rate. The ADS simulation of

(1) Slew rate




Figure 8 Slew rate simulation result




Figure 9 ADS simulation to predict the op-amp slew-rate. The Op-Amp is configured as a unity gain buffer amplifier with a pulsed input of magnitude +5V. The simulation result is shown in Figure 8. Here we have added two markers m1 & m2, we first calculate the voltage difference between them, then the time difference between them (by using the indep function). We divide 1uS by the deltaTime and multiply by the DeltaVolts to get slew rate, which easily meets our specification of 5V/us with some margin at ~6V/uS.

We can use the same ADS simulation of

Figure 9 to predict the output voltage swing by setting the pulse to be $\pm 5V$. This results in the plot of **Figure 10**.




Figure 10 Maximum and minimum output voltage swing prediction.

(2) Power consumption

Total supply voltage = $+5V - (-5) = 10V$
 Current from mirror = $21\mu A$
 Current I5 (Tail current) = $21\mu A$
 Current through output stage = $346\mu A$

Total current = $388\mu A$
 Total power consumption = $10 * 388E^{-6} = 3.88mW$

Now all the parameters have been simulated we can produce a table with our performance predictions as shown in **Table 3**.

Finally the CMVR voltage inputs have simulated by adding an AC voltage source to each input. The simulation resulted in the plot shown in **Figure 11**.




Figure 11 Simulation result of CMVR

Parameter	Predicted value	Units
Voltage Gain (Av)	≥ 61	dB
Supply Voltage	± 5	V
Gain Bandwidth (GB)	2	MHz
Slew Rate	> 6	V/us
Gate Length	1	um
CMVR	± 4.9	V
Output swing (unbuffered)	± 4.1	V
Power consumption	3.8	mW
Output Load Capacitance	15	pF

Table 3 Op-Amp example predicted performance table.

9 CONCLUSION

This tutorial has described the step-by-step design of a simple two-stage un-buffered op-amp designed to have a phase margin of at least 60 degrees, with $>60dB$ of gain and a gain bandwidth of $>1MHz$.

Future tutorials will discuss:

- (1) The driving of resistive loads with buffered op-amps.
- (2) The increase of gain using cascode and folded cascode op-amp topographies.
- (3) The increase of bandwidth and the degradation of phase margin and how to improve this (by eliminating the zero).