


4. Design examples



Spec:

$V_{DD}=3V$, power=10mW,

Diff output swing=3V,

Voltage gain=2000,

$L(\text{eff})=0.5\mu\text{m}$


$$\mu_n C_{ox} = 60 \mu\text{A}/\text{V}^2$$

$$\mu_p C_{ox} = 30 \mu\text{A}/\text{V}^2$$

$$\lambda_n = 0.1 \text{ V}^{-1}$$

$$\lambda_p = 0.2 \text{ V}^{-1} \quad \gamma = 0$$

$$V_{THN} = |V_{THP}| = 0.7 \text{ V.}$$



From

$V_{DD}=3V$, power=10mW,


→ $I(M9)=3mA$

→ $I_{ref1}=I_{ref2}=330\mu A$

From Output swing = 1.5V

$$|V_{OD7}| + |V_{OD5}| + V_{OD3} + V_{OD1} + V_{OD9} = 1.5 \text{ V.}$$

$$V_{OD9} \approx 0.5 \text{ V, } V_{OD7} = V_{OD5} = 300 \text{ mV } V_{OD1} = V_{OD3} = 200 \text{ mV.}$$



From

$$I(M1-M8) = 1.5\text{mA}$$

$$I(M9) = 3\text{mA}$$


$$I_{\text{ref1}} = I_{\text{ref2}} = 330\mu\text{A}$$

$$I_D = (1/2)\mu C_{ox}(W/L)(V_{GS} - V_{TH})^2$$

$$(W/L)_{1-4} = 1250, (W/L)_{5-8} = 1111, (W/L)_9 = 400.$$

$$A_v \approx g_{m1}[(g_{m3}r_{O3}r_{O1}) \parallel (g_{m5}r_{O5}r_{O7})]$$

$$A_v = 1416,$$



$$(W/L)_{1-4} = 1250, (W/L)_{5-8} = 1111, (W/L)_9 = 400.$$

$$A_v \approx g_{m1} [(g_{m3} r_{O3} r_{O1}) \parallel (g_{m5} r_{O5} r_{O7})]$$

$$A_v = 1416, < 2000 \text{ (spec)}$$

$$g_m r_O = \sqrt{2\mu C_{ox} (W/L) I_D} / (\lambda I_D).$$

$$\lambda \propto 1/L$$


$$g_m r_O \propto \sqrt{WL/I_D}.$$

M1–M4: signal path → keep min W, L for min cap


$$(W/L)_{5-8} = 1111 \mu\text{m}/1.0 \mu\text{m} \quad \lambda_p = 0.1 \text{ V}^{-1} \quad A_v \approx 4000.$$

$$V_{b1} = V_{GS3} + V_{OD1} + V_{OD9} = 1.6$$

$$V_{b2} = V_{DD} - (|V_{GS5}| + |V_{OD7}|) = 1.7\text{V}$$



Allocate 1.5mA for input diff pair
 Allocate 1.5mA for cascode branch
 Allocate 0.33mA for current mirrors




$V_{DSAT} (M5, M6) = 0.5V$

$V_{DSAT} (M3, M4) = 0.4V$

$V_{DSAT} (M7, M8, M9, M10) = 0.3V$

→ V_{OUT} : min 0.6V max 2.1V → Diff output swing = 3V

$(W/L)_{5,6} = 400, (W/L)_{3,4} = 313, (W/L)_{7-10} = 278$




VOUT: min 0.6V max 2.1V

→ Optimum output common mode level = 1.35V

minimum dimensions of M_1 - M_2

$$V_{GS2} + V_{OD11} = 1.35 \text{ V. } V_{OD11} = 0.4 \text{ V}$$


$$V_{OD1,2} = 0.95 - 0.7 = 0.25 \text{ V } \quad (W/L)_{1,2} = 400$$



Gain = 400

To increase gain

- (1) Increase W and L of M_5 , M_6 (not in the signal path)
- (2) increase both W and L of M_3 , M_4
- (3) Increase W of M_1 , M_2



Tracking compensation → bias independent Rz

Items	Specification
Supply voltage	$V_{DD} = 2.5V$ $V_{SS} = -2.5V$
DC small signal voltage gain	> 3000
Power consumption	$2mW$
Load capacitance	$20pF$
slew rate SR	$80 V / \mu s$
active input common mode voltage range (CMR)	$CMR_{min}: -1.2V$ $CMR_{max}: 2.0V$
gain-bandwidth product ω_T	$100MHz$
Linear output voltage range (OVR)	$OVR_{min}: -2.0V$ $OVR_{max}: +2.0V$
Low freq input equ. thermal noise voltage spectrum	$10nV / \sqrt{Hz}$

Some useful equations

Target $p_2 = z_1 \rightarrow R_z = \frac{1}{g_{m6}} \cdot \left(1 + \frac{C_L}{C_C}\right) \rightarrow$ **2-pole amp (p1,p3)**

Target : phase margin > 60 deg $PM = 180 - 90 - \tan^{-1}\left(\frac{\omega_T}{p_3}\right)$

$$|p_3| > \frac{\omega_T}{\tan(30^\circ)} = \sqrt{3} \cdot \omega_T \quad \frac{g_{m4}}{C_4} > \sqrt{3} \cdot \omega_T \quad \omega_T = \frac{g_{m1}}{C_c}$$

$$P_D = (I_{D3} + I_{D7}) \cdot (V_{DD} - V_{SS})$$

$$A_{dv}(0) = g_{m1} \cdot (r_{o2} \parallel r_{o5}) \cdot g_{m6} \cdot (r_{o6} \parallel r_{o7})$$

$$A_{dv}(0) = 2 \cdot \sqrt{2} \cdot \sqrt{\mu_n \mu_p} \cdot C_{ox} \cdot \frac{1}{(\lambda_n + \lambda_p)^2} \cdot \sqrt{\frac{\left(\frac{W}{L}\right)_1 \cdot \left(\frac{W}{L}\right)_6}{I_{D3} \cdot I_{D7}}}$$

Design steps

$$I_{D3} = I_{D7} = 0.5 \times \frac{2mW}{5} = 200\mu A$$

Default channel length > min channel length

Input CMRmin, CMRmax → VDSAT3+VDSAT1 ≤ 0.5V, VDSAT4 ≤ 0.5V

OVRmin, OVRmax → VDSA6 ≤ 0.5V, VDSAT7 ≤ 0.5V


Decide all VDSATs → all W, L's

Calculate gain → adjust W, L's to meet gain spec.


Iterations to meet SR, ω_T , PM spec.

- (1) Choose an OP amp circuit
- (2) Design by hand analysis with iterations
- (3) Use SPICE to satisfy the target
- (4) Fill in the spec Table
- (5) Design a self bias circuit (using R)
- (6) Due Nov 21st, submit by e-mail hjpark@postech.edu
- (7) Use model parameters of HW1, $V_{DD}=3.3V$ $C_L=10pF$
- (8) Target
 - DC voltage gain ≥ 1000 , $OVR \geq 1V$,
 - GBW $\geq 100MHz$, $PM > 60^\circ$ with unity gain FB.


Items	Specification
Sum ($W_i \times L_i$)	
DC small signal voltage gain	
Power consumption (including bias circuit)	OP amp: Bias circuit:
slew rate SR	
0.1% settling time with unity gain feedback(0.1V step)	
active input common mode voltage range ($ICMR$)	
gain-bandwidth product	
Linear output voltage range (OVR)	
Low freq input equ. thermal noise voltage spectrum	




Ap : PMOS input version of this circuit




Bp : PMOS input version of this circuit





Cp : PMOS input version of this circuit




Dp : PMOS side high-swing cascode version of this circuit










Hp : PMOS input version of this circuit

**Input Stage**



Replace M10 & M12 by cascode output stages





$$I_1 = I_2 = \frac{1}{2\mu_n C_{ox} \cdot R^2 \cdot (W/L)_{MN4}}$$

start-up circuit