

ECEN474: (Analog) VLSI Circuit Design

Fall 2010

Lecture 17: Folded Cascode OTA



Sam Palermo

Analog & Mixed-Signal Center

Texas A&M University

Announcements


- HW4 Due Friday 10/22
- Exam 2 Wednesday Nov 3 9:10-10:10AM

Agenda

- Single-Stage Cascode OTA
- Folded Cascode OTA

Single-Stage Cascode OTA

[Razavi]




$$\text{DC Gain } A_v = G_m R_{out} \approx g_{m1} (g_{m4} r_{o2} r_{o4} \parallel g_{m6} r_{o8} r_{o6})$$

- Gain is larger by a $g_m r_o$ factor
- Output swing range is limited due to large compliance voltage of cascode current source load

Single-Stage Cascode OTA

Unity Gain Feedback Voltage Range



Maximum V_{out} set by M2 saturation

$$V_{out} \leq V_x + V_{TH2}$$

Minimum V_{out} set by M4 saturation



$$V_{out} \geq V_b - V_{TH4}$$

As $V_b = V_x + V_{GS4}$ and plugging V_x into M2 sat condition

$$\text{Output (& Input) Range} = V_{TH4} - (V_{GS4} - V_{TH2})$$

Less than a V_{TH} !!!


[Razavi]




- Cascode configuration constrains output & unity-gain swing

Folded Cascode Circuits

[Razavi]




PMOS Input & NMOS Cascode




NMOS Input & PMOS Cascode

- "Folding" about the cascode node will increase input and output swing range

Folded Cascode OTA





[Razavi]



Folded Cascode OTA

Unity Gain Feedback Voltage Range



Maximum V_{out} set by MP saturation

$$V_{out} \leq V_{b2} + |V_{THP}|$$

Minimum V_{out} set by output NMOS cascode or tail current source saturation

$$V_{out} \geq V_{DSATNC} + V_{DSATN} \quad \text{OR} \quad V_{out} \geq V_{DSATI_{Tail}} + V_{GS1}$$

- With proper (high-value) choice of V_{b2} , a decent output and input swing range can be achieved

Folded-Cascode OTA: gm, rout and poles?


V_{B1} and V_{B2} must keep M_1

- M_5 in saturation region

$$V_{B2} > V_{sat,4} + V_{GS3} \quad (\text{for } M4 \text{ sat})$$

$$V_{B1} < V_{DD} - V_{sat,5} - V_{SG2} \quad (\text{for } M5 \text{ sat})$$



Notice that I_{D5} biases both M_2 and M_1



$$G_m = g_{m1} ; \quad r_{out} \cong \left(r_{ds2} g_{m2} \left(r_{ds1} \parallel r_{ds5} \right) \right) \parallel \left(r_{ds3} g_{m3} r_{ds4} \right)$$

Example: Folded-Cascode OPAMP

Find the gain and the phase from input to output and from input to node 2.




The low frequency gain is 77 dB and the unity gain frequency is around 80 MHz.

The behavior of the gain from the input to node 2 is interesting: above the dominant pole.

$$\omega_{z2} \approx \left(\frac{g_{m2}}{g_{o1} + g_{o5}} \right) \left(\frac{1}{r_{out} C_L} \right)$$

TYPICAL FOLDED CASCODE (One of the most popular circuit in ADCs)




➤ There is a limitation due the non- dominant pole

➤ $I_{BIAS} \uparrow \Rightarrow A_{DC} \downarrow$

➤ $W_{casc} \downarrow \Rightarrow V_{DSAT} \uparrow$

$$\frac{V_o}{V_{in}} = -\frac{g_{md}}{g_o} \frac{1}{\left(1 + s \frac{C_p}{g_{mc}}\right) \left(1 + s \frac{C_L}{g_o}\right)}$$



Output referred noise

➤ M1 produces an output current given by

$$i_{01} = g_{m1} v_{n1}$$

➤ Each transistor M2 generates a differential output current

$$i_{02} = g_{m2} v_{n2}$$


➤ Similarly, for each transistor M5

$$i_{05} = g_{m5} v_{n5}$$

➤ At low and medium frequencies, noise contribution of the cascode transistors can be neglected (M3 and M4)

$$i_{out}^2 = 2(i_{eq1}^2 + i_{eq2}^2 + i_{eqn}^2)$$

For cascode transistors



$$i_{04} = \frac{g_{m4}}{1 + g_{m4} r_{o5}} v_{n4} \cong \frac{v_{n4}}{r_{o5}}$$

Remember $i_{eq}^2 = \frac{8}{3} kT g_m$

Next Time

- Two Stage Miller OTA