



A LOW-POWER LOW-VOLTAGE AMPLIFIER

ELEC 304 Spring 2010 (Prof. Howard Luong)

Class Project

WANG Wei

ee_wwxad@stu.ust.hk

07610880

I. Design Specifications

Supply Voltage	+/- 1.5 V
Power Consumption	< 1 mW
Low Frequency Gain A_0	> 60 dB
Unity Gain Frequency f_0	> 10 MHz
Slew Rate SR	> 10 V/us
Phase Margin PM	> 60°
CMRR	> 80 dB
Output Swing	> +/- 1.0 V
Load Capacitor C_L	2 pF
Other Requirements	Differential input and single-ended output. Minimize the power consumption

II. Design Comparison

Before venturing deeper into the OP AMP design, it is important to identify the most critical parameter of the specification that have to be achieved, thus selecting the most possible topology for this design. A first order comparison of different topologies is summarized below (Table 1):

Topology	Gain	Unity-Gain Frequency	Output Swing	Slew Rate	Phase Margin	Power	Complexity	Compensation Capacitor
Single-Stage	$gm*ro$	big	Vdd-3Vdsat	big	90°	1	Simple	N/A
Two-Stage	$(gm*ro)^2$	small	Vdd-2Vdsat	small	60°	2	Medium	Cc
Telescopic	$(gm*ro)^2$	big	Vdd-5Vdsat	big	90°	1	Complex	N/A
Folded-Cascode	$(gm*ro)^2$	big	Vdd-4Vdsat	big	90°	2	Complex	N/A

Table 1. Comparison of possible amplifier architectures across major design specifications [Ref. 1]

III. Design Justification

1. Choice of Topology

To meet the 60dB gain requirement, a gain on the order of $(gm*ro)^2-3$ is required, which means we can not choose the simple single-stage approach. All of the remainder three can possibly achieve the Unity Gain frequency and Slew Rate easily. So here the critical parameter is the output swing. It is difficult to get +/- 1.0 V output swing for either telescopic or folded-cascode topologies, even if we assume only 100mV overdrive voltage it hardly leaves any margin for our design. As a result, a two-stage architecture with a differential amplifier as the first stage and a common source amplifier with active load as second stage is favored. Another pro of the two-stage topology is its relative low complexity, especially of its biasing circuit, which gives the other two topologies with complex biasing circuit no significant advantage in terms of power consumption. For the 2 stage topology, a miller compensation capacitor is added to resolve the limitation of phase margin problem, also to increase stability, a transistor operating in triode region is used in series with Cc to eliminate the right half plane zero.

2. Choice of Technology

Although the bipolar junction transistor (BJT) has traditionally been the analog designer's transistor of choice, due largely to its higher transconductance and its higher output impedance (drain-voltage independence) in the switching region, CMOS technology is favored here because characteristics and performance of the devices can be designed by changing the sizes (length and width) of the MOSFETs used. [Ref. 2] Also BiCMOS technology is avoided to reduce fabrication process complexity. The TSMC 0.18um technology is used due to its high transconductance, high output impedance and low threshold voltage as well as small chip area of the device.

2. Design Flow


Since we have so many different specifications to meet, some inequalities are first derived to give the range of parameters we can design.

Slew Rate	SR > 10 V/us
<p>Slew Rate = $\frac{I_{tail}}{C_c} \Rightarrow$ (Choosing a very small $C_c=500\text{fF}$ to minimize power)</p> <p>$I_{tail} > \text{Slew Rate} * C_c = 10 \text{ V/us} * C_c = 5 \text{ uA}$ To ensure enough margin, design $I_8=20\text{uA}$, $I_1=I_2=I_3=I_4=0.5*I_8=10\text{uA}$. Expect to get $\text{SR}=40 \text{ V/us}$. (After simulation, the SR is far from expectation. This is due to the small C_c I choose and will be explained in detail later.)</p>	
Common Mode Rejection Ratio	CMRR > 80 dB = 10000
<p>$\text{CMRR} = (2g_{m(dp)} * R_{tail}) * g_{m(mir)} * (R_{o(dp)} // R_{o(mir)})$ [Ref. 3] To match M1,M2,M3,M4 and reduce systematic offset, design $g_{m1}=g_{m2}=g_{m3}=g_{m4}$ and $I_1=I_2=I_3=I_4$, so we get: $\text{CMRR} = 2 * (\frac{20 * g_{m1}}{I_8})^2 > 10000 \Rightarrow g_{m1} > 70.71 \text{ uA/V}$ To ensure enough margin, design $g_{m1}=100 \text{ uA/V}$, $g_{m2}=g_{m3}=g_{m4}=g_{m1}=100 \text{ uA/V}$. Then we can determine $(W/L)_1=(W/L)_2=\frac{g_m^2}{I_8 * uC_{ox}} = 9.4$, $(W/L)_3=(W/L)_4=2.2$ Choosing $L=5*0.18\text{um}=0.9\text{um}$ to increase output resistance and gain, we get: $W_1=W_2=8.5\text{u}$, $W_3=W_4=2.12\text{u}$, $L_1=L_2=L_3=L_4=0.9\text{u}$ Expect to get $\text{CMRR}=20000=86.02 \text{ dB}$</p>	
Unity Gain Frequency	UGF > 10 MHz
<p>$\omega_0 = 2\pi f_0 = \frac{g_{m1}}{C_c}$, since I have designed $g_{m1}=100\text{uA/V}$ and $C_c=500\text{fF}$, I expect to get: $\omega_0 = 2\text{E}08 \text{ rad/s}$, $f_0 = 31.8 \text{ MHz}$</p>	
Phase Margin	PM > 60°
<p>To get 60° phase margin, the 2nd pole has to be at least $2\omega_0$: $\frac{g_{m6}}{C_L} > 2\omega_0 \Rightarrow g_{m6} > 251 \text{ uA/V}$. To ensure enough margin, design $g_{m6}=300 \text{ uA/V}$, and expect to get $\text{PM}=\arctan(f_2/\text{GBW})=67.27^\circ$</p>	
Low Frequency Gain	$A_0 > 60 \text{ dB}$
<p>$A_0 = -g_{m1} * (r_{o2} // r_{o4}) * g_{m6} * (r_{o6} // r_{o7}) = -g_{m1} * \frac{1}{2} \frac{1}{0.05 * I_2} * g_{m6} * \frac{1}{2} \frac{1}{0.05 * I_6}$ Since I have designed $g_{m1}=100 \text{ uA/V}$, $I_2=10 \text{ uA}$, $g_{m6}=300 \text{ uA/V}$ and assume lambda for both NMOS and PMOS to be 0.05, in order to get a gain of 1000, $I_6 < 300\text{uA}$. But this constrain does not give any lower limit of I_6. Based on the principle of reducing power consumption, several I_6 values have been tested (5 uA/10uA/20uA/30uA) and finally $I_6=30 \text{ uA}$ was chosen because it satisfies the SR requirements. Why does this one work will be explained in detail later. From $I_6=30 \text{ uA}$, $g_{m6}=300 \text{ uA/V}$, I can determine $(W/L)_6=6.46 = (6.15\text{u}/0.9\text{u})$ (To ensure M6 operate in saturation region and a 200 mV overdrive voltage, W is made a little larger) Expect to get low frequency gain $A_0=10000=80 \text{ dB}$</p>	

Power Budget	Vdd= 1.5V, Vss= -1.5V, Power Consumption < 1mW
(Vdd-Vss) * I_total < Power \Rightarrow I_total < 333 uW	
<p>Since I have designed I8=20 uA, I7= 30 uA, to minimize power consumption, the bias circuit should be designed such that it takes as less current as possible. So I design <u>I_bias = I9=I10=5 uA</u>.</p> <p>To get 5 uA biasing current, a Wilson current mirror was used. Design: Assume the 0.35V overdrive voltage for M9,M10,M8,M7 Vgs=Vgs10=Vgs8=Vgs7=0.8V</p> <p><u>(W/L)9=(0.41u/0.36u)=(W/L)10=(W/L)12, (W/L)11=4(W/L)12=(1.6u/0.36u), r_bias=14.4k ohm.</u></p> <p>Expect to get 5 uA on both branches.</p> <p>As I8=4*I9, <u>(W/L)8=4*(W/L)9=(4.08u/0.9u)</u>; I7=6*I9, <u>(W/L)7=6*(W/L)9=(6.15u/0.9u)</u>.</p> <p>The total current is: I_total = 5+5+20+30 = 60 uA. Expect to get <u>60 uA * 3 V = 0.18 mW power consumption.</u></p>	
Output Swing	Output Swing > +/- 1.0 V
<p>Since the 2nd stage is just a common source amplifier without much headroom, I expect to get the full vdd/vss swing: <u>Output Swing: +1.5V to -1.5V</u></p>	
Stability Concern	Eliminate the RHP-Zero introduced by Cc
<p>I use a transistor operating in triode region to replace Rz to save chip area. The equivalent Rz we need can be calculated by:</p> $R_z = \frac{C_L + C_c}{g_{m_6} * C_c} = 16.667k \text{ ohm}$ $(W/L)5 = \frac{1}{u_n C_{ox} * R_z * (V_{gs5} - V_{tp})} = 0.1077, \text{ design } (W/L)5 = (0.5u/3.6u)$ <p>(W has been adjusted a little a bit because of body effect. A large L was chosen because the Zero Compensation failed when (W/L)5=0.05u/0.36u, due to the inexact value of Rz it defined as the size was too small.)</p>	

Design flow summary:

1. Assume Cc=500fF.
2. From SR, design I8=20uA, I1=I2=I3=I4=10uA.
3. From CMMR, design gm1=gm2=gm3=gm4=100uA/V, determine (W/L)1,2,3,4.
4. Check whether UGF satisfy the specification.
5. From PM, design gm6=300uA/V.
6. From GAIN, design I6=30uA, determine (W/L)6.
7. Assume Vov=0.35V, design I_bias=I9=I10=5uA. Determine rb, (W/L)7,8,9,10,11,12.
8. Check Power Consumption.
9. Check Output Swing.
10. From CL,Cc,gm6, Determine Rz and (W/L)5.
11. Simulation and check all the results.



Summary of Design Parameters

Parameter	Design Value	Major Constrains Specification	Specification Requirement	Margin
Cc	500 fF	SR		Assumption
I8	20 uA	SR	$I_8 > 5 \text{ uA}$	+ 300%
I1, I2, I3, I4	$0.5 * I_8 = 10 \text{ uA}$	SR		
gm1, gm2, gm3, gm4	100 uA/V	CMRR UGF	$gm_1 > 70.71 \text{ uA/V}$ $gm_1 > 31.4 \text{ uA/V}$	+ 41.42 % + 218.47%
I6, I7	30 uA	GAIN SR	$I_6 < 300 \text{ uA}$ I_6 can not be too small	+ 900% N/A
gm6	300 uA/V	PM	$Gm_6 > 251 \text{ uA/V}$	+ 19%
(W/L)1,2	$8.5\mu/0.9\mu=9.44$	$gm_{1,2}=100 \text{ uA/V}$ $I_{1,2}=10\mu\text{A}$		
(W/L)3,4	$2.12\mu/0.9\mu=2.36$	$gm_{3,4}=100 \text{ uA/V}$ $I_{3,4}=10\mu\text{A}$		
(W/L)6	$6.15\mu/0.9\mu=6.83$	$gm_6=300 \text{ uA/V}$ $I_6=30\mu\text{A}$		
(W/L)7	$6.15\mu/0.9\mu=6.83$	$I_7=30\mu\text{A}$		
(W/L)8	$4.08\mu/0.9\mu=4.53$	$I_8=20\mu\text{A}$		
(W/L)9,10,12	$0.41\mu/0.36\mu=1.14$	POWER	$I_9=I_{10}=5\mu\text{A}$	
(W/L)11	$1.6\mu/0.36\mu=4.44$		$I_{\text{bias}}=5\mu\text{A}$	
Rb	14.4k ohm		$I_{\text{bias}}=5\mu\text{A}$	
(W/L)5	$0.5\mu/3.6\mu=0.14$	STABILITY		

Table 3. Summary of Design Parameters

Comparison of design expectation and HSPICE simulation
(All specifications are met with minimum power consumption)

Parameter	Design Value	Expect Value	Simulation Value	Difference	Remark
Device Parameters					
gm1, gm2	100 $\mu\text{A/V}$	100.03 $\mu\text{A/V}$	100.9627 $\mu\text{A/V}$	+0.9%	Difference due to inexact mobility value in hand calculation.
gm3, gm4	100 $\mu\text{A/V}$	104.60 $\mu\text{A/V}$	106.8866 $\mu\text{A/V}$	+2.2%	
gm6	300 $\mu\text{A/V}$	308.61 $\mu\text{A/V}$	322.9033 $\mu\text{A/V}$	+4.6%	
I8	20 μA	19.79 μA	20.41 μA	+3.1%	Difference due to the unbalance of two branches of the biasing current circuit.
I1, I2, I3, I4	10 μA	9.89 μA	10.21 μA	+3.2%	
I6, I7	30 μA	29.83 μA	31.45 μA	+5.4%	
I9	5 μA	5 μA	4.98 μA		
I10	5 μA	5 μA	5.47 μA		
Circuit Parameters					
POWER	0.18mW	0.18207mW	0.18695mW	+2.7%	Remark [1]
GAIN	80dB	80.39dB	78.2dB	-27.8%	Remark [2]
UGF	31.83MHz	31.84MHz	38.4 MHz	+20.6%	Remark [3]
SR	40V/us	39.58V/us	12.09V/us	-227%	Remark [4]
PM	67.27°	67.27°	75°	+9.3%	Remark [5]
CMRR	86.02dB	86.20dB	85.59dB	-6.8%	Remark [6]
SWING	+/- 1.5V	+/- 1.5V	+/- 1.5V	0	Remark [7]

Table 4. Comparison of Design Parameters expectation and HSPICE simulation
(Difference between "Design Value" and "Expect Value" is due to rounding of device width and length in simulation)

3. Remarks & Discussions:

[1] POWER: Refer to Figure 1.

I have been trying to trade-off other slack specifications to push the power consumption to a limit. As the current goes lower, many problems emerge and I have to reconsider other possible solutions. After several iterations, I managed to limit the power to only 0.187mW. Comparing to 0.245mW and 0.458mW of my previous designs (another design with 0.12mW power consumption failed to meet the SR requirement), I have reduced the power consumption more than half and used no more than 1/5 of the power budget.

[2] GAIN: Refer to Figure 2.

The gain I got is 78.2dB, which is much higher than the 60dB requirement. Noted that although there is a big discrepancy between the hand-calculation result and simulation result, it mainly stems from the inaccurate assumption, that λ of both NMOS and PMOS are 0.05 I made before. Also because the gain is very large, a little difference in dB makes it look very huge in linear scale, in fact the calculation result is quite accurate and acceptable. It seems that it may be possible to further reduce the power consumption by degrading the gain a little bit. But in fact, it is not very practical because the differential mode gain constitute a large part of the 80dB CMRR, which is one of the most difficult specification for this project. This consideration is later verified by the CMRR simulation.

[3] UGF: Refer to Figure 3.

I got 38.4 MHz UGF, which exceeds the specification. The high UGF (as well as Gain) is due to the small C_c (0.5nF) I choose. A small C_c requires a big g_{m1} , which is also preferable for high gain and high CMRR. Making C_c small also gives I_8 more room because it lessens the SR constrain, thus a smaller I_8 as well as power can be achieved. Another reason why the UGF exceeds expectation is because of the benefit of the pole splitting brought by miller compensation.

[4] SR: Refer to Figure 4.

I got only 12.09V/us slew rate, barely exceeding the requirement. Because I tried to reduce the power as much as possible, the current of the 2nd stage (I_6) has to be reduced because I must keep the current of the 1st stage large enough to drive C_c to get enough slew rate. After several simulations, it turns out that in fact the current of the 2nd stage is also affecting the slew rate, which explains the big discrepancy (-227%) between hand calculation and simulation result. The equation $SR = I_{tail}/C_c$ is not longer accurate when C_c is very small. The slew rate now is dominated by the 2nd stage, so I_6 and C_{load} as well as other parasitic capacitors such as C_{gs} , C_{gd} should all be taken into account, which makes the accurate estimation very difficult. A rough estimate can be made by equation: $SR = I_6/C_{load}$, which gives 15 V/us. This is very close to the simulation result. Also it points out the importance to leave margins in analog IC design.







[5] CMRR: Refer to Figure 5.



The CMRR I got is 85.59dB. As I said in [2], the 80dB CMRR is not easy to achieve because the common mode rejection (CMR) is only contributed by the 1st differential stage (the 2nd stage has no contribution). This makes the CMR value not very high, typically from -5 to -10 dB and further improvement by scale up the dimension of the devices is not very significant. So we have to get a low frequency gain much higher than the 60 dB requirement to meet the 80 dB CMRR specification.

[6] Output Swing: Refer to Figure 6.

The output swing is +/- 1.5V. As a result of the 2-stage topology with a common source amplifier as 2nd stage, the output swing can be maximized and is only a minor consideration in this design. Other topologies like telescopic and folded-cascode are not easy to achieve the required output swing because the large overhead of the stacked transistors.



VI. HSPICE Simulations & Results

<p>Power Consumption</p>	<p><i>Figure1. Power Consumption: $P = 0.187mW < 1mW$</i></p>
	
<p>Gain</p>	<p><i>Figure2. Low Frequency Gain: $A_0 = 78.2 dB > 60 dB$</i></p>
	
<p>Unity Gain Frequency Phase Margin</p>	<p><i>Figure3. Unity-Gain Frequency $f_0 = 38.4 MHz > 10 MHz$ Phase Margin $PM = 75^\circ > 60^\circ$</i></p>
	
<p>Slew Rate</p>	<p><i>SFigure 4. Slew Rate $SR = 12.09 V/us > 10 V/us$</i></p>





Common Mode Rejection Ratio

Figure 5. Common Mode Rejection Ratio $CMRR = 85.59 \text{ dB} > 80 \text{ dB}$
(Gain-dm = 78.2 dB, Gain-cm = -7.39 dB)



Output Swing

Figure 6. Transfer Function. Output Swing = +/- 1.5 V > +/- 1.0 V



(Setup circuit schematics are taken from "Opamp Design Example")

VII. Project Summary

This is the first time for me to design a complete amplifier with given specifications. Facing so many different specifications, it's very hard to start the design process without some reasonable assumptions because all the requirements are interrelated and there is no obvious origin to start with. As Prof. Howard said, it's important to first make some assumptions and break the loop, and it is necessary to iterate the process several times until all the specifications are met.

The final design met all the specifications with only 0.18mW power consumption. Also I have tried to reduce the chip area by choosing the smallest possible transistors sizes. Further more, transistors with aspect ratio larger than 100/1 are intentionally avoided. To minimize noise, P-transistor input pair has been selected instead of their N type counterparts.

Through this project, I learned the basic process of designing amplifiers. First, I identified the most difficult specification and chose the most promising topology and technology for this project. Because of the large discrepancy of the physical parameters of different technologies, device characterization was done to extrapolate the necessary physical parameters before the design process. Then hand-calculation was employed to determine the range of the possible design parameters. From the ranges of different parameters, I can have a rough idea of which specification is the most critical thus readjusting the design margin allocation. Circuit simulation was followed and several refining iterations were used to get the minimum power consumption. It's also important to point out that device characterization enabled me to estimate the simulation result quite accurately, at the same time speeding up the design process.

VIII. Possible Improvement

Although this design has met all the design specifications with only 1/5 of the power budget, it is far from perfect. Some possible improvements include:

1. Add one more buffer stage, such as a source follower, to reduce the output impedance such that it can deliver voltage much more efficiently.
2. The size of some transistors may be scaled down to save chip area.
3. From the Slew-Rate simulation waveform, the problem of overshoot was observed (about +20%), it may be solved by more accurate compensation and RHP-zero elimination.

IX. Individual Contribution

This work is done by myself individually.

APPENDIX

HSPICE Codes:

```

*two stage operational amplifier
.GLOBAL vdd vss

.include 'cmos018.mod'

.SUBCKT op inn inp out r_bias
m1 e inn d vdd cmosp W=8.5u L=0.9u
m2 f inp d vdd cmosp W=8.5u L=0.9u
m3 e e vss vss cmosn W=2.12u L=0.9u
m4 f e vss vss cmosn W=2.12u L=0.9u
m5 g vdd f vss cmosn W=0.5u L=3.6u
*r5 g f 10k
m6 out f vss vss cmosn W=6.15u L=0.9u
m7 out a vdd vdd cmosp W=6.15u L=0.9u
m8 d a vdd vdd cmosp W=4.08u L=0.9u
m9 a a vdd vdd cmosp W=0.41u L=0.36u
m10 b a vdd vdd cmosp W=0.41u L=0.36u
m11 a b r_bias vss cmosn W=1.6u L=0.36u
m12 b b vss vss cmosn W=0.41u L=0.36u
cc g out 500f
.ENDS

xa inn inp out r_bias op
rb r_bias vss 14.4k
cL out vss 2p

vdd vdd 0 dc 1.5
vss vss 0 dc -1.5

e+ inp 102 100 0 0.5
e- inn 102 100 0 -0.5
vcm 102 0 dc=0
vs 100 0 dc=0 ac=1

*vinn inn 0 dc 1.5 ac 1
*vinp inp 0 dc 1.5

.prot
.unprot
.options post captab list
.option captab
.op
.ac dec 10 10 1000000meg
.meas ac gain max vdb(out)
.meas ac phase_margin find=vp(out) when vdb(out)=0
.meas ac unit_gain_freq when vdb(out)=0
.probe ac vp(out) vdb(out)
.meas ac power avg power
.end

```

REFERENCE

- [1] Howard Luong, Basic Amplifier Design – Summary and Comparison, page 20.
- [2] Wikipedia – MOSFET, <http://en.wikipedia.org/wiki/MOSFET>.
- [3] Gray, et al, Analysis and design of analog integrated circuits, 4th edition, page 431.