


Today's agenda (11-FEB-2010)

- Thanks for participation in the design review (get some idea of process)
- Today's lecture brief - more time for addressing design-specific questions
- Specification review on Tuesday (suggest something like 1 slide each)
 - Problem specification
 - Key features/design issues
 - Block diagram
 - Table of Specifications
 - Preliminary list of specific simulations needed


Suggested Milestones

- **Specification Review** [Feb 16]
 - Block diagram
 - Table of key parameters
- **Design Readiness Review** [March 1-14]
 - Design simulations, iteration
 - Confirmation of key parameters
- **Begin Layout** [March 15]
 - Floorplanning
 - All April to complete layout
 - LVS checks during hierarchy build
 - Post layout simulations
- **Final Design Review** [early May]
 - Compile documentation, hold review
 - Final confirmation of key parameters



[Reminder] Common Mode

- Common Mode Gain



$$\frac{V_{od}}{V_{ic}} = A_{cd} = \frac{g_{m1} - g_{m2}}{(g_{m1} + g_{m2})R_{SS} + 1} R_D$$

- Common Mode Rejection Ratio

$$CMRR = \frac{A_{dm}}{A_{cd}}$$

- Common Mode Input Voltage Range

$$V_{SS} + V_{TN1} + V_{DSAT5} + V_{DSAT1} < V_{IC} < V_{DD} - |V_{DSAT3}| - |V_{TP3}| + |V_{TN1}|$$

2 Stage OP Amp Design

- Design Process
 - Model Parameter Extraction (1/6)
 - k_n : 55.84 $\mu\text{A}/\text{V}^2$
 - λ_n : 0.025
 - V_{thn} : 0.776 V
 - k_p : 23.51 $\mu\text{A}/\text{V}^2$
 - λ_p : 0.055
 - V_{thp} : 0.858 V
 - Assign Current from Power Consumption Spec. (2/6)
 - Power Consumption : 2 mW
 - Total Current : 0.4 mA @ 5V VDD
 - Input Pair : 0.2 mA
 - Second Stage : 0.2 mA

2 Stage OP Amp Design

- Design Process

- Determine minimum channel length (3/6)

- Determine channel width (4/6)

- Determine $W_{1,2}$ from voltage gain spec.

$$A_v = g_{m1,2} \cdot (r_{o2} \parallel r_{o4})$$

$$= \sqrt{2\beta \frac{W}{L} I_D} \cdot (r_{o2} \parallel r_{o4})$$

- Determine W_5 & Bias Voltage from power consumption & CM min.

$$V_{SS} + V_{TN1} + V_{DSAT5} + V_{DSAT1} < V_{IC}$$

- Determine $W_{3,4}$ from CM max.

$$V_{IC} < V_{DD} - |V_{DSAT3}| - |V_{TP3}| + |V_{TN1}|$$


- Determine Bias Level of Current Source Tr. (5/6)

- Considering CM min value and the transistor size

- Check other specifications (6/6)


- Repeat step 4 to 6

A Calculation Example



Calculated Gain= 3000 (70dB)


Simulation Results



Gain: **59dB**


BW: 1.15 GHz

[Reminder] Feedback & Stability



$$A(s) \equiv \frac{V_{\text{out}}(s)}{V_{\text{in}}(s)} = \frac{A_v(s)}{1 + F \cdot A_v(s)}$$



✓ Unstable Condition : $F \cdot A_v(s) = -1$




$$|A_v(s)| = \frac{1}{F} \quad \& \quad \angle A_v(s) = -180^\circ$$

Before Frequency Compensation

- A unit gain buffer characteristic without frequency compensation



Frequency Analysis



KCL at v_6 and v_o nodes

$$G_{m1} \cdot (v_{i2} - v_{i1}) + \left\{ s(C_1 + C_C) + \frac{1}{R_{o1}} \right\} \cdot v_6 - sC_C \cdot v_o = 0$$

$$(G_{m2} - sC_C) \cdot v_6 + \left\{ s(C_L + C_C) + \frac{1}{R_{o2}} \right\} \cdot v_o = 0$$

(cont'd) Frequency Analysis

$$A_{dv}(s) = \frac{v_o}{v_{i2} - v_{i1}} = \frac{(G_{m1}R_{o1}) \cdot (G_{m2}R_{o2}) \cdot (1 - sC_C/G_{m2})}{\left[1 + s \cdot \{C_L R_{o2} + C_1 R_{o1} + C_C \cdot (G_{m2}R_{o2}R_{o1} + R_{o1} + R_{o2})\} + s^2 \cdot \{C_1 C_L + (C_1 + C_L) C_C\} \cdot R_{o1} R_{o2} \right]}$$

$$A_{dv}(s) = \frac{A_{dv}(0) \cdot \left(1 - \frac{s}{z_1}\right)}{\left(1 - \frac{s}{p_1}\right) \cdot \left(1 - \frac{s}{p_2}\right)} \approx \frac{A_{dv}(0) \cdot \left(1 - \frac{s}{z_1}\right)}{1 - \frac{s}{p_1} + \frac{s^2}{p_1 p_2}}$$


Dominant pole approximation: $|p_1| \ll |p_2|$

$$p_1 = \frac{-1}{C_C \cdot (G_{m2}R_{o2}R_{o1} + R_{o1} + R_{o2}) + C_L R_{o2} + C_1 R_{o1}} \approx \frac{-1}{R_{o1} \cdot G_{m2}R_{o2} \cdot C_C}$$

$$p_2 = \frac{+1}{p_1 \cdot \{C_C(C_1 + C_L) + C_1 C_L\} R_{o1} R_{o2}} = \frac{-G_{m2}C_C}{C_C(C_1 + C_L) + C_1 C_L}$$


Positive Zero & Pole-Zero Cancellation

- Feed Forward




Positive Zero & Pole-Zero Cancellation

- Pole-Zero Cancellation





$$z_1 = \frac{G_{m2}}{C_C} \cdot \frac{1}{1 - G_{m2} \cdot R_Z}$$

An Example of Frequency Compensation



After Frequency Compensation

- A unit gain buffer characteristic with frequency compensation





Frequency Compensation must be considered in designing OP Amps

Folded Cascode Op Amp

Basic Folded Cascode
Design of Single Ended Folded
Cascode

Cascode Stage


- Small Signal Analysis



$$V_{out} = (R_{out} \parallel R_D) \cdot g_{m1} V_{in}$$

$$A_v = g_{m1} \cdot (R_{out} \parallel R_D)$$

- R_{out}




$$R_{out} = r_{o1} \cdot [(g_{m2} + g_{mb2})r_{o2} + 1] + r_{o2}$$

$$\approx r_{o2} \cdot [r_{o1} \cdot (g_{m2} + g_{mb2}) + 1]$$

Folded Cascode Stage

- Schematic



- Advantages


- Wider Operating Range than telescopic cascode stage
- Easy to set Common Mode Voltage


- Disadvantages

- Limited Output swing
- Large Voltage Headroom
- Large Power Consumption

Example Folded Cascode Op Amp

- Circuit Configuration





$$R_{o7} = g_{m7} r_{o7} \cdot ((2r_{o2}) \parallel r_{o5}) = R_{o6}$$

$$R_{o9} = g_{m9}r_{o9} \cdot r_{o11} + r_{o9} + r_{o11} \approx g_{m9}r_{o9} \cdot r_{o11}$$

$$i_x = i_{x7} + i_{x9}$$

$$i_{x7} = \frac{v_x}{R_{o7}} \cdot \left(1 + \frac{r_{o5}}{r_{o5} + R_{o2}} \right) \approx \frac{v_x}{(g_{m7} r_{o7}) \cdot (r_{o2} \parallel r_{o5})}$$

$$i_{x9} = \frac{v_x}{R_{o9}}$$

$$R_o = \frac{v_x}{i_x} = \left\{ g_{m7} r_{o7} \cdot (r_{o2} \parallel r_{o5}) \right\} \parallel \left\{ g_{m9} r_{o9} \cdot r_{o11} \right\}$$

(cont'd) Folded Cascode Op Amp

- Design Process (1/3)
 - Model Parameter Extraction
 - k_n : 55.84 $\mu\text{A}/\text{V}^2$
 - λ_n : 0.025
 - V_{thn} : 0.776 V
 - k_p : 23.51 $\mu\text{A}/\text{V}^2$
 - λ_p : 0.055
 - V_{thp} : 0.858 V
 - Assign Current from Power Consumption Spec.
 - Total Current : 0.375 mA
 - Input pair : 0.125 mA
 - Current mirror : 0.25 mA

(cont'd) Folded Cascode Op Amp

- Design Process (2/3)
 - Determine $W3$ from CM_{min} , CM_{max} Spec.
 - CM_{min} $V_{SS} + V_{DSAT3} + V_{GS1} = V_{SS} + V_{DSAT3} + V_{DSAT1} + V_{THn1}$
 - CM_{max} $V_{DD} - |V_{DSAT4}| + V_{THn1}$
 - Determine $W4 \sim W7$ and Bias2 from V_{out_max} Spec.
 - V_{out_max} : $V_{B2} + |V_{THp7}| \rightarrow$ Determine V_{B2}
 - Assign V_{dsat} of $M4,5$ and $M6,7$ from V_{out_max} Spec
 - Eg) $V_{out_max}=4V \rightarrow V_{dsat}$ of $M4,5=0.6V$, V_{dsat} of $M6,7=0.4V$
 - Calculate $W4 \sim 7$ to satisfy V_{dsat} & I_{ds} of $M4 \sim 7$
 - Determine $W8 \sim W11$ from V_{out_min} Spec.
 - Assign V_{dsat} of $M8 \sim M11$ from V_{out_min} Spec.
 - Eg) $V_{out_min}=0.8V \rightarrow V_{dsat}$ of $M8 \sim 11=0.4V$
 - Calculate $W8 \sim 11$ to satisfy V_{dsat} and I_{ds} of $M8 \sim 11$

(cont'd) Folded Cascode Op Amp

- Design Process (3/3)

- Determine W1,2 from Gain Spec.

- Calculate Rout_tot

$$R_o = \frac{v_x}{i_x} = \left\{ g_{m7} r_{o7} \cdot (r_{o2} \parallel r_{o5}) \right\} \parallel \left\{ g_{m9} r_{o9} \cdot r_{o11} \right\}$$

- Calculate Required Gm value to satisfy Gain Spec.

- Gain = Gm * Rout

- Calculate W1,2 from Gm

- Check other Spec. and Repeat the design process to optimize transistors size

- Slew Rate


- CM_min Check required

- CMRR, PSRR

- Check and Modify Bias Voltage to optimize transistor size.

(cont'd) Folded Cascode Op Amp


- Frequency Analysis



$$A_{vd} = g_{m1} R_o \quad |p_1| = \frac{1}{R_o C_L} \quad \omega_T = \frac{g_{m1}}{C_L} \quad |p_2| = \frac{1}{r_{s6} C_6}$$


(cont'd) Folded Cascode Op Amp

• Design Example



Calculated Gain= 3000 (70dB)

(cont'd) Folded Cascode Op Amp




Gain: **68dB**

BW: 170MHz

Loading: 2pF

In HEP applications: feedback



Gain: ~**20dB**

BW: 20MHz

Loading: 2pF

For next time

- Prez Day weekend prep
 - Further theoretical input to your project?
 - All items needed?
 - Schedule?
- Simulation during Lab today
 - Pick a simple circuit element and simulate
- Suggest 5 slides
- Feedback from Mike:
 - He's brought back some information from CERN
 - Future design exercises
 - Next Thursday's lecture

