

Rail-to-Rail Opamps

Andreas Kaiser
IEMN - ISEN


24/02/04

A. Kaiser

1



Low Voltage Design Goals



Input Common-Mode Voltage = Input Voltage

Optimize Performance { Rail-to-Rail Output Voltage
Rail-to-Rail Input Common-Mode Voltage


24/02/04

A. Kaiser

2



Opamp voltage limitations: PMOS Diff pair Input CM Voltage



P-channel MOS differential pair


24/02/04

A. Kaiser

3



Opamp voltage limitations: NMOS Diff pair Input CM Voltage



N-channel MOS differential pair


24/02/04

A. Kaiser


4




Rail-to-Rail Input Stage (S.E.)



Rail-to-Rail Input Stage (diff.)




Constant Gm Input Stage




$V_{CM} > V_{max_p}$: NMOS Diff pair, bias = $4 \times I_0$
 $V_{max_p} > V_{CM} > V_{min_n}$: NMOS Diff pair + PMOS Diff pair, bias = I_0
 $V_{CM} < V_{min_n}$: PMOS Diff pair, bias = $4 \times I_0$

Constant Gm Cascode Amplifier



$V_{DD} = 3.3V$, 1.2μ CMOS Technology

2-stage Amplifier Rail-to-Rail Structure



Constant – Gm structure could be used as well !


24/02/04

A. Kaiser

9



Class A-B Gain stage




24/02/04

A. Kaiser

10



Complete class A-B amplifier



Bias currents fixed by loops M21-M22-M28-M11 and M24-M23-M27-M17


24/02/04

A. Kaiser

11



Rail-to-Rail Class A-B Amplifier



Ron Hogervorst, John P. Tero, Ruud G. H. Eschauzier, Johan H. Huijsing;
A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries,
IEEE Journal of Solid-State Circuits, vol. 29, pp. 1505 - 1513, December 1994.

24/02/04

A. Kaiser

12



Opamp Performance

Parameter	opamp1	opamp2	
Die area	0.04	0.04	mm ²
Supply voltage range	2.5-6	2.5-6	V
Quiescent current	180	180	µA
Peak output current	3	3	mA
Common-mode input range			V
$V_{in,CM}$ from 3 V to 6V	$V_{SS}-4$ to $V_{DD}+5$	$V_{SS}-4$ to $V_{DD}+5$	
$V_{in,CM}$ from 2.5 V to 2.9V	$V_{SS}-4$ to $V_{DD}-1.4$	$V_{SS}-4$ to $V_{DD}-1.4$	
Output voltage swing	$V_{SS}+0.1$ to $V_{DD}-0.2$	$V_{SS}+0.1$ to $V_{DD}-0.2$	V
Offset voltage	4.0	5.0	mV
Input noise voltage @ 10 kHz	22	31	nV/√Hz
CMRR			dB
$V_{in,CM,CMRR}$ from $V_{SS}-4$ V to $V_{SS}+1$ V and from: $V_{SS}+1.3$ V to $V_{DD}-1.3$ V and from $V_{DD}-1$ V to $V_{DD}+5$	70	70	
$V_{in,CM,CMRR}$ from $V_{SS}+1$ V to $V_{SS}+1.3$ V and from $V_{DD}-1.3$ V to $V_{DD}-1$ V	43	43	
Open-loop gain	85	87	dB
Unity-gain frequency	2.6	6.4	MHz
Unity-gain phase-margin	66	53	°
Slew-rate			V/µs
$V_{in,SR}$ from $V_{SS}+1.3$ V to $V_{DD}-1.3$ V	2	4	
$V_{in,SR}$ from $V_{SS}-4$ V to $V_{SS}+1$ V and from $V_{DD}-1$ V to $V_{DD}+5$	4	8	
Large signal settling time (1%) $V_{in,SR}=1$ V	440	275	ns
Small signal settling time (1%) $V_{in,SR}=100$ mV	220	180	ns

TABLE 1
MEASUREMENT RESULTS $V_{Supply} = 3.3$ V, $R_{load} = 10$ kΩ,
 $C_{load} = 10$ pF, $T_A = 27^\circ\text{C}$, UNLESS OTHERWISE STATED
Table 1: Measurement results $V_{Supply}=3.3\text{V}$, $R_{load}=10\text{k}\Omega$, $C_{load}=10\text{pF}$, $T_A=27^\circ\text{C}$,
unless otherwise stated

Opamp 1 refers to the compact opamp with Miller compensation
Opamp 2 refers to the compact opamp with cascoded Miller compensation