

Its value reaches to 1.8 ~2.4V if we ignore the body effects and assume the typical values of V_T and V are as 0.8~0.9V and 0.1~0.3V respectively. Though I_{D8} and I_{D10} in Fig. 1 are different, M8,M9,M10 and M11 can be considered as a cascode current mirror for the convenience of understanding the operational characteristics of the output stage. The existing CFC amplifier contains two cascode current mirrors which are stacked serially. So the minimum required V_{DD} is 4.8V. The minimum output voltage of cascode current mirror, $V_T + 2 V$ is typically 1.5V. So the output voltage swings are limited to 1.5V from each power rail.

Fig. 2(b) shows the wide-swing cascode current mirror. The voltage drop across M1 and M3 can be described as

$$V_{gs1} + V_{gs3} = V_T + \Delta V \quad (2)$$




Fig. 2. (a) Cascode current mirror and (b) wide-swing cascode current mirror.

Its value is the half of (1) and it reaches to 0.9 ~1.2V. We propose a new SB-CFC which exploits the characteristics of the wide-swing cascode current mirror as shown in Fig.3.




Fig. 3. Proposed low voltage SB-CFC amplifier.

Instead of cascode current mirror by making use of the wide-swing cascode current mirror, the required V_{DD} for the CFC amplifier is reduced by half. Also the minimum required output voltage of wide-swing cascode current mirror is reduced to $2V$ while the output resistance is the same, that is, $g_m r_o^2$. The output voltage swings of our new CFC amplifier

increase by one V_T toward each power rail compared with existing CFC amplifier.

In Fig.3 M4-M7 and M8-M11 construct p- and n-type wide-swing cascode current mirrors. At the same time they are complementarily self-biased in negative feedback-loop mode. If the drain node voltage of M6 is increased, V_{gs4} is decreased and the drain node voltage of M6 is decreased again because V_{ds4} is increased. Naturally all the transistors stay in their saturation region of operation. The self-biased OP-AMP requires only the two supply rails, V_{DD} and GND . Thus, the area and power overhead for biasing is eliminated. Further, the operating point is less sensitive to process variations since in this approach the bias point is determined by size ratios only.

The low frequency gain is given by

$$A_v = g_{mT} R_o \quad (3)$$

where g_{mT} is the total transconductance of input stage, which is given by

$$g_{mT} = g_{mn} + g_{mp} = g_{m2} + g_{m2a} \quad (4)$$

The R_o is the small signal resistance looking into the drain of M7 or M9 and is given by the parallel combination of $g_{m7} r_{o5} r_{o7}$ and $g_{m9} r_{o9} r_{o11}$. Then eq. (3) becomes

$$A_v = (g_{m2} + g_{m2a})(g_{m7} r_{o5} r_{o7} \parallel g_{m9} r_{o9} r_{o11}) \quad (5)$$

Design and simulation results : We designed our proposed low supply voltage SB-CFC amplifier based on 0.6n-well CMOS process. Table 1 shows the summary of simulation results. The designed SB-CFC amplifier was targeted to the phase margin 60° at $V_{DD} = 2.4V$ with the heavy load capacitor 20pF and was applied by the other supply voltages 1.8 and 3.3V respectively without the transistor resizing. At 2.4 V the power dissipation is 3.6 μ W and the dc gain is 75.2 $\frac{V}{V}$. The unit gain frequency is 38 $\frac{MHz}{V}$ and the phase margin is 60° . The figures of performance show that proposed SB-CFC amplifier is superior to existing CFC amplifier and useful for low voltage and high speed applications.

CONCLUSIONS

A novel self-biased complementary folded cascode amplifier is proposed. The key points of the proposed

amplifier are the self biasing scheme and low supply voltage operation. The proposed biasing circuit eliminates the 6 external bias voltages and related circuits. Thus the area and power overhead for biasing is eliminated. Further the operating point is less sensitive to process variations. The required minimum supply voltage is reduced to 1.8V by exploiting the wide-swing cascode current mirror. Our proposed SB-CFC amplifier can be used to compose the fully differential or gain boosting amplifiers with little architectural change. And it is a good choice as wide-band, fast settling and low voltage operational amplifier for today's deep submicron CMOS technology.

REFERENCES

- [1] M. Bazes, "Two novel fully complementary self-biased CMOS differential amplifiers", IEEE J. of Solid-State Circuits, vol 26, No 2, pp. 165-168, Feb. 1990.
- [2] E. Sacking and W. Guggenbuhi, "High-swing, high-impedance MOS cascode circuit", IEEE J. of Solid-State Circuits, vol 25, No 1, pp. 289-298, Feb. 1991.
- [3] R. E. Vallee and E. I. El-Masry, "A very high-frequency CMOS complementary folded cascode amplifier," IEEE J. of Solid-State Circuits, vol.29, no. 2, pp. 130-133, Feb. 1994.
- [4] P. Mandal and V. Visvanathan, "A self-biased high performance folded cascode Op-Amp", IEEE 10th International Conference on VLSI Design, pp.429-434, Jan., 1997.

Table 1. The summary of simulation results.

Technology	0.6µm CMOS		
Supply Voltage(V)	1.8	2.4	3.3
Load cap.(pF)	20	20	20
Power Dissipation(mW)	0.24	3.6	22.1
Unity gain Frequency(kHz)	6.9	38	76
DC gain(dB)	80.8	75.2	61.3
Phase margin(°)	71	60	58
Slew rate(rise, fall) (V/µs)	2.2	19	100
	1.7	30	110
Settling time(0.1%) (ns)	460	104	23.1
Output Swings (V)	0.2	0.3	0.4
	-1.6	-2.1	-2.8
PSRR @0Hz (dB) @1MHz	86.7	80.4	66.2
	42.3	68.3	58.7