

# **Inductorless Power Management ICs for Portable Applications**

**Hoi Lee**

**Department of Electrical Engineering  
University of Texas at Dallas**

# Outline

- **Introduction**
- **Overview of Linear Regulators / Low Dropout Regulators**
- **Design Example**
  - **LDO with Buffer-Impedance Attenuation**
- **Conclusions**

# Importance of Power Management ICs

All portable battery-powered electronic devices




- **Better quality of life**
  - Continuous growth of portable market
  - Advanced features of portable equipment reduces battery lifetime
- Power management ICs are essential to provide dc-dc conversions in portable equipment.

# Comparisons of DC-DC Converters


	Types	Benefits	Concerns
Inductor-based	Switched-mode power converter (SMPC)	<ul style="list-style-type: none"> <li>■ High efficiency</li> <li>■ Step up / down conversion</li> </ul>	<ul style="list-style-type: none"> <li>■ Large board space</li> <li>■ High conducted EMI</li> </ul>
Inductor-less	Switched-capacitor regulator	<ul style="list-style-type: none"> <li>■ <i>No inductor</i></li> <li>■ <i>Step-up possible</i></li> </ul>	<ul style="list-style-type: none"> <li>■ <i>High switch count</i></li> <li>■ <i>High loss and noise</i></li> <li>■ <i>Lack of effective control scheme</i></li> </ul>
	<b>Linear regulator</b>	<ul style="list-style-type: none"> <li>■ <b>Simplest</b></li> <li>■ <b>Integrable</b></li> <li>■ <b>Low noise</b></li> </ul>	<ul style="list-style-type: none"> <li>■ <b>Poor efficiency</b></li> <li>■ <b>No step-up operation</b></li> </ul>

# Application of Linear Regulator

- Major application in portable equipment
  - To act as post-regulator for improving system power efficiency



# Structure of Linear Regulator




- Pass device delivers load current up to hundred mAs.
- Buffer drives the pass device.
- Error amplifier and bandgap maintain output voltage accuracy through regulation.


# Linear Regulator: Power Efficiency

$$\eta = \frac{V_{out}}{V_{in}} \times \frac{I_{out}}{I_{in}} = \frac{V_{out}}{V_{in}} \times \frac{I_{out}}{(I_{out} + I_q)} \approx \frac{V_{out}}{V_{in}}$$

## Options of Pass Device




$$\eta_{nMOS} = \frac{V_{out}}{V_{in}} \approx \frac{V_{in} - V_{th} - 2V_{dsat}}{V_{in}}$$



$$\eta_{pMOS} = \frac{V_{out}}{V_{in}} \approx \frac{V_{in} - V_{dsat}}{V_{in}}$$


**pMOS pass device provides much better power efficiency due to much smaller dropout voltage ( $V_{in} - V_{out} = V_{dsat}$ )!**

# Design Requirements of LDO




- **“Stability”** under different load currents.
- **“Small quiescent current and output capacitor”** for better battery lifetime and lower cost considerations.
- **“Good load transient responses”** under small current consumption and output capacitor.

# Stability Considerations



- Pushing  $P_2$  and  $P_1$  to high frequency
  - Small buffer output resistance  $r_{ob}$
  - Small buffer input capacitance  $C_{ib}$
- Will we suffer from any tradeoff(s) by achieving stability?

# Conventional Source Follower



- Option 1: Moving  $P_2$  to higher frequency by increasing  $g_{m21}$ 
  - **Increases LDO quiescent current** or
  - **Increases  $(W/L)_{M21}$  &  $P_1$  moves to lower frequency**
- Option 2: If using ESR zero for pole-zero cancellation
  - **Degrades transient undershoot/overshoot performances**



# Impact of Shunt Feedback

- The effective output resistance of the buffer:

$$r_{ob} = \frac{1}{g_{m21} \cdot (1 + \beta_{Q20})}$$

where

$g_{m21}$  : the transconductance of source follower M21

$\beta_{Q21}$  : current gain of the npn device  $\gg 1$

- $P_2 = 1/(r_{ob} \cdot C_g)$  moves to higher frequency by the current gain of the npn device


where

$C_g$  is total capacitance at the buffer output






# LDO Bode Plots



- First-order rolloff behavior under different load currents.
- Stability of the LDO is achieved.


# LDO Schematic

## Proposed Buffer




M. Al-Shyoukh, H. Lee, and R. Perez, "A transient-enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation," *IEEE J. Solid-State Circuits*, to appear in Aug. 2007.

# Micrograph of LDO



- LDO implemented in a  $0.35\mu\text{m}$  CMOS process
- LDO area =  $0.264\text{ mm}^2$

# Measured Load Transient Response



- 20mV undershoot under load step changes of 200mA/100ns.

# Performance Summary

Full Load Current	200 mA
$I_q$ (no load)	20 $\mu$ A
Output Capacitor	1 $\mu$ F
Transient Response 0 – 200mA Step	Undershoot < 1% $C_L = 1\mu$ F
DC Line Regulation $\Delta V_{in} = 3.5V$	2 mV/V
DC Load Regulation 0 – 200mA	170 $\mu$ V/mA (single bondwire)
Dropout Voltage ( $V_{do}$ )	0.2 V
Die Area	0.264 mm <sup>2</sup>
Technology	0.35 $\mu$ m CMOS

# Performance Comparisons of LDOs

	JSSC 1998 [1]	JSSC 2000 [2]	JSSC 2003 [3]	JSSC 2005 [4]	<i>This work</i>
Technology ( $\mu\text{m}$ )	2.0	1.0	0.6	0.09	<b>0.35</b>
$V_{\text{do}} (V_{\text{in}} - V_{\text{out}})$ (V)	0.3	N. A.	0.2	0.3	<b>0.2</b>
$I_{\text{omax}}$ (mA)	50	200	100	100	<b>200</b>
$I_{\text{q}}$ (mA)	0.023	0.030	0.038	6	<b>0.020</b>
Current Efficiency (%)	99.5	N.A.	99.96	94.3	<b>99.8</b>
$\Delta V_{\text{out}}$ (mV)	19	220	130	90	<b>54</b>
$T_{\text{R}} (\mu\text{s})$ $(C_{\text{L}} \cdot \Delta V_{\text{out}}) / I_{\text{omax}}$	1.8	1.1	2	0.00054	<b>0.27</b>
$C_{\text{L}}$ ( $\mu\text{F}$ )	4.7	1	10	0.00060	<b>1</b>
ESR Zero Required	No	Yes	Yes	No	<b>No</b>
FOM (ns) $T_{\text{R}} \cdot (I_{\text{q}} / I_{\text{omax}})$	8.2	0.165	4.9	0.032	<b>0.027</b>

# Conclusions

- **LDOs are widely-used inductorless dc-dc converters in portable equipment.**
- **Dynamically-biased shunt feedback is developed in the LDO to achieve stability and good load transient response while consuming small quiescent current and output capacitor under a wide range of load currents.**