

HOMEWORK # 6 SOLUTION

1) a) $V_{GS_1} = V_{GS_2} + R I_{OUT}$

$$\Leftrightarrow V_T + V_{DSat_1} = V_T + V_{DSat_2} + R I_{OUT}$$

$$\Leftrightarrow \sqrt{\frac{2 I_{IN}}{k'(W/L)_1}} = \sqrt{\frac{2 I_{OUT}}{k'(W/L)_2}} + R I_{OUT}$$

Since $I_{IN} = I_{OUT}$ (Current mirror):

$$\Leftrightarrow \sqrt{\frac{2 I_{OUT}}{k'(W/L)_1}} = \sqrt{\frac{2 I_{OUT}}{k'(W/L)_2}} + R I_{OUT}$$

One (trivial) solution is $I_{OUT} = 0$. The more interesting solution can be found by dividing out $\sqrt{\frac{2 I_{OUT}}{k'}}$:

$$\frac{1}{\sqrt{(W/L)_1}} = \frac{1}{\sqrt{(W/L)_2}} + \sqrt{\frac{k'}{2}} R \sqrt{I_{OUT}}$$

$$\Rightarrow I_{OUT} = \frac{2}{k' R^2} \left[\frac{1}{\sqrt{(W/L)_1}} - \frac{1}{\sqrt{(W/L)_2}} \right]^2$$

$$\textcircled{b} \quad g_{m5} = \sqrt{2k' \left(\frac{W}{L}\right)_5 \overline{I}_{D55}}$$

$$\frac{\overline{I}_{D55}}{\left(\frac{W}{L}\right)_5} = \frac{\overline{I}_{D51}}{\left(\frac{W}{L}\right)_1}$$

$$\Rightarrow g_{m5} = \sqrt{2k' \frac{\left(\frac{W}{L}\right)_5^2 \overline{I}_{D51}}{\left(\frac{W}{L}\right)_1}}$$

$$\Rightarrow g_{m5} = \frac{2}{R} \frac{\left(\frac{W}{L}\right)_5}{\left(\frac{W}{L}\right)_1} \left[1 - \sqrt{\frac{\left(\frac{W}{L}\right)_1}{\left(\frac{W}{L}\right)_2}} \right]$$

This bias circuit is called a 'constant- g_m ' reference, since g_m does not depend on electrical transistor parameters, such as V_T , k' , ... (which are not well controlled), but g_m only depends on W/L -ratio's (which are well controlled) and R (which can be made accurate using special techniques).

2) From the device model: $k'_{NMOS} = 332 \mu A/V^2$
 $k'_{PMOS} = 133 \mu A/V^2$

② $I_{DS4a} = 9.375 \mu A$

$$\Rightarrow V_{DSat4a} = \sqrt{\frac{2 I_{DS4a}}{k'_{NMOS} (W/L)_{4a}}} = 206 mV$$

$$= V_{DSat4b}$$

$$V_{DSat2a} = \sqrt{\frac{2 I_{DS2a}}{k'_{NMOS} (W/L)_{2a}}} = 25 mV$$

$$V_{DSat2b} = \sqrt{\frac{2 I_{DS2b}}{k'_{PMOS} (W/L)_{2b}}} = 25 mV$$

Since $V_{GS2a} + V_{GS2b} = V_{GS1a} + V_{GS1b}$

and $I_{DS2a} = I_{DS2b}$ and $I_{DS1a} = I_{DS1b}$

we get $V_{DSat1a} = V_{DSat2a} = 25 mV$
 $V_{DSat1b} = V_{DSat2b} = 25 mV$

$$I_{DS1a} = I_{DS2b} \approx I_{DS2a} = I_{DS1b}$$

(The currents in M_{1a} and M_{2b} will be slightly larger because of higher V_{DS})

$$\overline{I_{DS3}} = \overline{I_{DS4b}}$$

$$\Rightarrow V_{DSat3} = \sqrt{\frac{2\overline{I_{DS3}}}{\mu_{NMOS}(W/L)_3}} = 206 \text{ mV}$$

The conclusion of $V_{DSat1a} = V_{DSat2a}$
and $V_{DSat1b} = V_{DSat2b}$ can also be derived
mathematically:

$$\overline{I_{DS2a}} = \overline{I_{DS2b}} \quad \text{and} \quad \overline{I_{DS1a}} = \overline{I_{DS1b}} \quad (\text{for } V_{OUT} = 0V)$$

$$\Rightarrow \frac{\overline{I_{DS2a}}}{\overline{I_{DS1a}}} = \frac{\overline{I_{DS2b}}}{\overline{I_{DS1b}}}$$

$$\Leftrightarrow \frac{V_{DSat2a}^2}{V_{DSat1a}^2} = \frac{V_{DSat2b}^2}{V_{DSat1b}^2}$$

If we call this ratio x^2 , we get $\begin{cases} V_{DSat1a} = x \cdot V_{DSat2a} \\ V_{DSat1b} = x \cdot V_{DSat2b} \end{cases}$

$$\text{so that } V_{DSat2a} + V_{DSat2b} = V_{DSat1a} + V_{DSat1b}$$

$$\Leftrightarrow x = 1$$

$$\Rightarrow V_{DSat1a} = V_{DSat2a} \quad \text{and} \quad V_{DSat1b} = V_{DSat2b}$$

$$\textcircled{b} \quad V_{IN} = V_{GS3} = V_T + V_{DSat3} \approx 500 \text{ mV}$$

$$\boxed{V_{IN} \approx 500 \text{ mV}}$$

\textcircled{c} Upper part of the swing:

- M_{1b} will be cut off
- All V_{GS} stay the same, except for V_{GS1a} , which will change greatly with the output current

• We always have:

$$|V_{DS4}| + V_{TN} + V_{DSat1a} + \underbrace{R_{LOAD} I_{OUT}^+}_{= V_{OUT}^+} = V_{DD}$$

• Maximum output swing:

$$|V_{DSat4b}| + V_{TN} + V_{DSat1a, \max}$$

$$+ \underbrace{R_{LOAD} I_{out, \max}^+}_{= V_{OUT, \max}^+} = V_{DD}$$

$$= R_{LOAD} \frac{k'_{NMOS} (W/L)_{1a}}{2} V_{DSat1a, \max}^2$$

$$\Rightarrow 15V^{-1} V_{DSat1a}^2 + V_{DSat1a} + (200 \text{ mV} + 300 \text{ mV} - 1.2V) = 0$$

$$\Rightarrow V_{Dsat, a, max} = \frac{-1 + \sqrt{1 + 4 \cdot 15 \cdot 0.7}}{2 \cdot 15}$$

$$= 185 \text{ mV}$$

$$V_{OUT, max}^+ = V_{DD} - |V_{Dsat, a}| - V_{in} - V_{Dsat, a, max}$$

$$\Rightarrow \boxed{V_{OUT, max}^+ = 515 \text{ mV}}$$

Similarly, $\boxed{|V_{OUT, max}^-| = +515 \text{ mV}}$

$$\textcircled{e} \quad \eta \approx \frac{\pi}{4} \cdot \frac{V_{OUT}}{V_{DD}} = \frac{\pi}{4} \cdot \frac{515 \text{ mV}}{1.2 \text{ V}} = 33.7\%$$

Using this class B approximations means neglecting the (small) bias currents.

$$\boxed{\eta = 33.7\%}$$

If we would like to include the effects of bias currents:

$$P_L = V_{OUT}^2 / 2 R_{LOAD}$$

$$P_{SUPPLY} = \underbrace{\frac{2}{\pi} V_{DD} \frac{V_{OUT}}{R_{LOAD}}}_{\text{average of sinusoidal currents in output transistors}} + \underbrace{V_{DD} \cdot 3 I_B}_{\text{bias currents in } M_{4a} \text{ and } M_{4b} - M_3}$$

$$\Rightarrow \eta^{-1} = \frac{P_{SUPPLY}}{P_{LOAD}}$$

$$= \left(\frac{\pi}{4} \frac{V_{OUT}}{V_{DD}} \right)^{-1} + \frac{6 V_{DD} I_B R_{LOAD}}{V_{OUT}^2}$$

$$\Rightarrow \eta = 31\%$$