

UNIVERSITY OF CALIFORNIA
College of Engineering
Department of Electrical Engineering
and Computer Sciences

Homework #12

EECS 140

B. E. Boser

Due 12/03/99 before noon in 497 Cory

Fall 1999

Note: Use the device parameters given in the class handout “Device Parameters & SPICE Models” and also available on the EECS 140 website, <http://kowloon.eecs.berkeley.edu/~courses/140>

- 1) Consider the circuit shown in Fig.1. Neglect extrinsic parasitic capacitances and body effect in your analysis.
 - a) Estimate the unity gain frequency and lowest frequency non-dominant pole.
 - b) Determine the phase margin of this circuit for unity gain feedback. Neglect the pole-zero doublet caused by M7-M8. Assume that the feedback circuit does not load the amplifier output (ideal buffer in feedback loop).
 - c) Find the *minimum* value of the load capacitor C_L that yields a phase margin of 60 degrees for unity gain feedback.
 - d) Assume $C_L=C_L'$, but I_O is cut in half while all other parameters are left unchanged (W/L 's, V_{DD} , V_{SS} , etc.). Will the phase margin of the amplifier increase or decrease? By how much will it change?
 - e) Repeat (d) for the case where W_1 and W_2 are doubled ($C_L=C_L'$ and I_O as in the original circuit).
 - f) Verify (b) and (c) with SPICE. Plot the magnitude and phase of the return ratio for the case with C_L and C_L' in one diagram. Mark the results from your hand analysis.
 - g) *Optional:* Verify (e) and (f) with SPICE.




Fig. 1

- 2) Consider the amplifier shown in Fig. 2. Neglect both intrinsic and extrinsic parasitic capacitances in the analysis of the circuit. Neglect channel length modulation in bias point calculations.
- Find the value of R_z that moves the RHP zero to infinity.
 - Calculate the unity gain frequency and non-dominant poles contributed by the load and compensation. Calculate the *maximum* value C_{Lmax} that still yields a phase margin of 60 degrees. Assume unity feedback and R_z from part (a).
 - Double W_1 , W_2 and W_5 and calculate the new unity gain frequency and phase margin (Assume $C_L=C_{Lmax}$).
 - Double W_7 and W_8 and readjust R_z to keep the zero at infinity. Calculate the new unity gain frequency and phase margin.
 - Double I_{bias} and readjust R_z to keep the zero at infinity. Calculate the new unity gain frequency and phase margin.
 - Assume $C_L=2pF$ and calculate R_z such that the resulting zero cancels the lowest frequency non-dominant pole of the circuit. What are the unity gain frequency and phase margin for the so compensated circuit?
 - Verify (b) using SPICE. Show a Bode plot of the return ratio for the calculated C_{Lmax} . In the same plot, show the frequency response and phase margin for $R_z=0$.
 - Optional:* Verify (c) through (f) using SPICE.





Fig. 2

- 3) The folded cascode amplifier of Fig.1 is used as a voltage follower as shown in Fig.3. Assume that the total load capacitance is $C_L=10\text{pF}$.
- Calculate the systematic offset error V_{os} of the amplifier.
 - Calculate the static settling error caused by the finite gain of the amplifier.
 - Calculate the slew rate and settling time constant.
 - Suggest a simple change (new W/L for selected devices) to:
 - double the slew rate
 - reduce the settling time constant by a factor of 2.
 - Calculate the settling time t_s that it takes for the amplifier to settle within 0.1% of the final output for an input voltage step of $\Delta V_i=50\text{mV}$.
 - Repeat (e) for $\Delta V_i=500\text{mV}$.
 - Verify your results using SPICE as follows:
 - Systematic offset voltage (closed loop system, .DC). Show the plot of a .DC analysis to find V_{in} such that $V_{out}=0$. (Add source in series with input to cancel amp systematic offset for subsequent analyses).
 - Static settling error (closed-loop, .DC): Show the static error in V_{out} for $V_{in}=-1\text{V}\dots 1\text{V}$. Plot $\text{abs}[(V_{out}-V_{in})\cdot 100 (\%)]$. Record the static output voltages V_{o+} and V_{o-} for both voltages steps of $\pm 25\text{mV}$ and $\pm 250\text{mV}$.
 - Dynamic settling error (.TRAN). Use the following input stimulus to test for both a positive and negative transition:
`vin vin 0 pwl 0 -25m 100n -25m 120n 25m 2000n 25m 2020n -25m`
 Use the static settling values V_{o+} and V_{o-} to generate plots for the dynamic deviation. Plot $[100\% \cdot (V_{out} - V_{o+})/25\text{mV}]$ and $[100\% \cdot (V_{out} - V_{o-})/25\text{mV}]$ for the two settling values respectively. Scale properly and mark the settling time t_s for each case.
 - Repeat the .TRAN analysis for the voltage step of $\pm 250\text{mV}$.



- 4) Suppose that the amplifier of Fig.2 is used as a voltage follower as shown in Fig.3. Assume that the total load capacitance is $C_L=10\text{pF}$.
- Calculate the slew rate that is determined by the drain current I_{D5} .
 - Calculate the slew rate that is determined by the drain current I_{D7} .
 - Which of the two calculated slew rates define the slew rate for
 - a positive slewing output ?
 - a negative slewing output ?
 - Calculate the maximum load capacitor C_L for which positive and negative slew rates are identical.