


$$\textcircled{1} \text{ a) } G_m = g_{m1} = g_{m2} = \sqrt{I_{\text{bias}} \cdot k'_L \frac{W}{L}} = \sqrt{0.6 \text{ mA} \cdot \frac{0.2 \text{ m} \cdot 100}{3}} = \underline{\underline{2 \text{ mS}}}$$

$$R_o = r_{o3} \parallel r_{o1} = \frac{1}{2} \frac{1}{\lambda I_D} = \frac{1}{2} \frac{1}{0.033 \cdot 300 \mu} = \underline{\underline{50 \text{ k}\Omega}}$$

$$A_{\text{dno}} = G_m R_o = 2 \text{ mS} \cdot 50 \text{ k}\Omega = \underline{\underline{100}}$$

b)



$$\Rightarrow A_{\text{dm}} = G_m \cdot (R_o \parallel (R_1 + R_2)) = 2 \text{ mS} \cdot 4.545 \text{ k}\Omega = \underline{\underline{9.09}}$$

$$\Rightarrow \frac{v_o}{v_i} = \frac{A_{\text{dm}}}{1 + A_{\text{dm}} \cdot f} \quad f = \frac{R_2}{R_1 + R_2} = 0.2$$

effective open loop gain

$$\frac{v_o}{v_i} = \frac{9.09}{1 + 9.09 \cdot 0.2} = \underline{\underline{3.22}}$$

c)  $A_{\text{dm}}$  with Buffer is 100

$$\Rightarrow \frac{v_o}{v_i} = \frac{100}{1 + 100 \cdot 0.2} = \underline{\underline{4.76}}$$

(compare with ideal OpAmp  $A_{\text{dm}} \rightarrow \infty$ )

$$\frac{v_o}{v_i} = 1 + \frac{R_2}{R_1} = 5$$

$$\text{w/ Buffer} \quad 4.76$$

$$\text{w/o Buffer} \quad 3.22$$

$$\text{error} = 4.8\%$$

$$\text{error} = \underline{\underline{35.6\%}}$$


$\Rightarrow$  d) Resistive feedback causes a substantial decrease in the amplifiers open loop gain. Ideally want the open loop gain to be as large as possible ( $\rightarrow \infty$  ideally)

① e) Opamp  $\approx$  OTA + Output stage

Why OTAs on chip?


- Reduced power consumption
  - Reduced layout area
  - In some cases, output stage would introduce additional unwanted nonlinearity
  - design time might be shorter
- } since there is no O/P stage

②



$$A_v = \frac{g_m}{\frac{1}{r_o} + \frac{1}{R}}$$

a)  $PSRR^-$ :




$$0 = v_o \left( \frac{1}{R} + \frac{1}{r_o} \right) + v_{SS} \left( -g_m - \frac{1}{r_o} \right)$$

$$\Rightarrow A_{vSS} = \frac{v_o}{v_{SS}} = \frac{\frac{1}{r_o} + g_m}{\frac{1}{r_o} + \frac{1}{R}} = \frac{1 + g_m r_o}{1 + \frac{r_o}{R}}$$

$$\Rightarrow PSRR^- = \frac{A_v}{A_{vSS}} = \frac{g_m}{\frac{1}{r_o} + g_m} \approx \underline{\underline{1}} \quad !$$

② b) PSRR<sup>+</sup>:



$$\rightarrow v_{gs} = 0$$

$$\Rightarrow \frac{v_o}{v_{dd}} = A_{vDD} = \frac{r_o}{r_o + R}$$

$$\Rightarrow \text{PSRR}^+ = \frac{A_v}{A_{vDD}} = \frac{g_m (r_o + R)}{1 + \frac{r_o}{R}}$$

( $\rightarrow$  interesting case:  $r_o \rightarrow \infty$ )

$$\Rightarrow A_v \rightarrow g_m R$$

$$A_{vDD} \rightarrow 1$$

$$\text{PSRR}^+ \rightarrow g_m R$$



③ ② ctd.

$$\left(\frac{W}{L}\right)_1 \stackrel{!}{=} \left(\frac{W}{L}\right)_2 : \quad I_D = \frac{1}{2} k'_n \frac{W}{L} V_{dsat}^2 (1 + \lambda V_{DS})$$
$$188.5 \mu = 50 \mu \left(\frac{W}{L}\right)_1 \cdot 0.2^2 (1 + 0.05 \cdot 8.6V)$$
$$\Rightarrow \left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2 = 65.91 \rightarrow \text{choose } \frac{132}{2} //$$

$$\left(\frac{W}{L}\right)_3 \stackrel{!}{=} \left(\frac{W}{L}\right)_4 : \quad I_D = 188.5 \mu = 100 \mu \left(\frac{W}{L}\right) \cdot 0.2^2 (1 + 0.05 \cdot 1.2)$$
$$\Rightarrow \left(\frac{W}{L}\right)_3 = \left(\frac{W}{L}\right)_4 = 44.46 \rightarrow \text{choose } \frac{89}{2} //$$

→ M5 and M6 have different  $V_{DS}$ , but we want these devices to match so:


$$\left(\frac{W}{L}\right)_5 \stackrel{!}{=} \left(\frac{W}{L}\right)_6$$
$$377 \mu = 50 \mu \left(\frac{W}{L}\right) \cdot 0.2^2 (1 + 0.05 \cdot 0.2)$$
$$\Rightarrow \left(\frac{W}{L}\right)_5 = \left(\frac{W}{L}\right)_6 = 186.63$$

→ choose  $\frac{400}{2} //$  (leave a little headroom to avoid triode region)

d) annotated schematic see attached

3 d

$g_{m1} = g_{m2} = g_{m3} = g_{m4} = 1.885 \text{ mS}$   
 $g_{m5} = g_{m6} \approx 3.8 \text{ mS}$   
all  $V_{dsat} \approx 200 \text{ mV}$



initial "paper and pencil design"

③ c) f) initial simulation results:

$$\frac{dV_o}{dV_i} > 100 \text{ for } -4.5 \leq V_o \leq 4 \quad \text{SPEC MET } \checkmark \quad *$$

$$f_u = 29.187 \text{ MHz} < 30 \text{ MHz} \quad \text{SPEC } \underline{\text{NOT}} \text{ MET } **$$

\* The gain is higher than estimated in (a). Reason:

$A_{damp} = \frac{1}{\lambda V_{dsat}}$  is an approximate expression

(using  $r_o \approx \frac{1}{\lambda I_D}$ , but  $r_o = \frac{1 + \lambda V_{DS}}{I_D \cdot \lambda}$ )

$$\left. \begin{array}{l} \text{calculated: } A_{damp} = 100 \text{ @ } V_o = -3.8V \\ \text{simulated: } A_{damp} = 123 \text{ @ } V_o = -3.8V \end{array} \right\} \approx 20\% \text{ error}$$

\*\* This is due to the fact that  $I_{D5} \neq I_{D6}$  due to the difference in  $V_{DS}$ . To fix this, we simply increase  $I_{bias}$ !

second run: Use  $I_{bias} = 420 \mu A$

$$\frac{dV_o}{dV_i} > 100 \text{ for } -4.5 \leq V_o \leq 4 \quad \text{SPEC MET } \checkmark$$

→ see plot

$$f_u = 30.65 \text{ MHz} > 30 \text{ MHz}$$


SPEC MET  $\checkmark$

→ see plot

Important note: After changing the bias current, you will always have to verify the ROP of each device! Change  $V_{cm}$  if necessary.

(B) hw8sim3

EECS140 - Homework8 - Problem3




\* G:\Eel140\spice\hw8sim3.sch

Temperature: 27.0

Date/Time run: 10/21/99 16:30:02

(A) hw8sim3



-20  
10KHz  
100KHz  
Frequency

Al: (10.000K, 61.433) A2: (30.673M, 22.159m) DIFF(A): (-30.663M, 41.411)  
Date: October 21, 1999 Page 1 File: 16:42:32

hw83

\*\* eeecs140 homework8 #3

\*\* schematics netlist \*\*

```
vdd      vdd 0      5
vss      0 vss     5
v_vid    vid 0      dc 0v ac 1
e_e2     vi- vicm vid 0 -0.5
e_e1     vi+ vicm vid 0 0.5
r_rdumm  0 vid 1
v_vic    vicm 0 3.6
c_cl     0 vo 10p
```

```
m_m6     vbp vbp vdd vdd pmos2 l=2u w=400u
m_m5     1 vbp vdd vdd pmos2 l=2u w=400u
m_m1     2 vi+ 1 1      pmos2 l=2u w=132u
m_m2     vo vi- 1 1     pmos2 l=2u w=132u
m_m3     2 2 vss vss   nmos2 l=2u w=89u
m_m4     vo 2 vss vss   nmos2 l=2u w=89u
i_ibias  vbp vss dc 420u
```

\*\* analysis setup \*\*

```
.include eel40.mod
.ac dec 101 10k 100meg
.dc v_vid -200m 200m 0.1m
.option post brief
```

\*\*\*\*\* operating point information tnom= 25.000 temp= 25.000

node	=voltage	node	=voltage	node	=voltage
+0:1	= 4.8058	0:2	= -3.7942	0:vbp	= 3.8009
+0:vdd	= 5.0000	0:vi+	= 3.6000	0:vi-	= 3.6000
+0:vicm	= 3.6000	0:vid	= 0.	0:vo	= -3.7942
+0:vss	= -5.0000				

\*\*\*\* mosfets

element	0:m_m6	0:m_m5	0:m_m1	0:m_m2	0:m_m3	0:m_m4
model	0:pmos2	0:pmos2	0:pmos2	0:pmos2	0:nmos2	0:nmos
2						
id	-420.0000u	-399.8496u	-199.9248u	-199.9248u	199.9248u	199.9
248u						
ibs	0.	0.	0.	0.	0.	0.
ibd	11.9906f	1.9417f	85.9998f	85.9998f	-12.0585f	-12.0
585f						
vgs	-1.1991	-1.1991	-1.2058	-1.2058	1.2058	1.2
058						
vds	-1.1991	-194.1701m	-8.6000	-8.6000	1.2058	1.2

## hw83

058						
vbs	0.	0.	0.	0.	0.	0.
vth	-1.0000	-1.0000	-1.0000	-1.0000	1.0000	1.0
000						
vdsat	-199.0588m	-194.1701m	-205.8299m	-205.8299m	205.8451m	205.8
451m						
beta	21.1991m	20.1942m	9.4380m	9.4380m	9.4366m	9.4
366m						
gam eff	500.0000m	500.0000m	500.0000m	500.0000m	500.0000m	500.0
000m						
gm	4.2199m	3.9211m	1.9426m	1.9426m	1.9425m	1.9
425m						
gds	19.8122u	118.5232u	6.9904u	6.9904u	9.4278u	9.4
278u						
gmb	1.3620m	1.2655m	626.9784u	626.9784u	626.9321u	626.9
321u						
cdtot	6.4008f	126.4252f	15.1498f	15.1498f	1.4322f	1.4
322f						
cgtot	2.7647p	2.8832p	924.5061f	924.5061f	614.5575f	614.5
575f						
cstot	2.6691p	2.6676p	880.8063f	880.8063f	593.8770f	593.8
770f						
cbtot	89.1891f	89.1891f	28.5499f	28.5499f	19.2483f	19.2
483f						
cgs	2.6691p	2.6676p	880.8063f	880.8063f	593.8770f	593.8
770f						
cgd	6.4008f	126.4252f	15.1498f	15.1498f	1.4322f	1.4
322f						