


Chapter 11

Problem 11.1

From equation (11.4), with V_{SP} approximately equal to V_{THN} , β_n should be far larger than β_p . In a basic inverter, for both NMOS and PMOS, the length of devices is same and $W_n = 400\mu\text{m}$, $W_p = 3\mu\text{m}$. Assume $K_{Pn} = 3K_{Pp}$, $V_{DD} = 5\text{V}$, $V_{THN} = V_{THP} = 0.9\text{V}$,
$$V_{SP} = (20 V_{THN} + V_{DD} - V_{THP}) / (1 + 20) \approx 1.05\text{V}$$

SPICE simulation:

1) Circuit and netlist:



```
*** (TurboSim V 1.87) Netlist for C:\T\S\445-11-1.CKT
```

```
*** Top Level Netlist ***
```

```
M1      0 2 Vout 0 CMOSNB L=2u W=400u
M2      5 2 Vout 5 CMOSPB L=2u W=3u
VDD     5 0      DC 5 AC 0 0
Vin     2 0      DC 1 AC 0 0
```


```
***** Spice models and macro models *****
```

```
.MODEL CMOSNB NMOS LEVEL=4 (refer to Appendix A)
.MODEL CMOSPB PMOS LEVEL=4 (refer to Appendix A)
```

```
***** End of spice models and macro models *****
```

```
.OPTION ABSTOL=1u ITL4=100 RELTOL=0.01 VNTOL=.5m
.DC Vin 0 2 0.01
.end
```

2) Simulation results



3) The noise margins:


$$NMH = 5V - 0.95V = 4.05V, \quad NML = 0.7V - 0V = 0.7V$$

Problem 11.2

With $W=10\mu m$ and a load capacitance of $1pF$, $C_{tot} = 1pF + 2 \times 10 \times 2 \times 800aF = 1.032pF$.
 $R_{n1} = 12K\Omega \times 2/10 = 2.4K\Omega$, $R_{p2} = 7.2K\Omega$. The propagation delay times are

$$t_{PHL} = 2.4k\Omega \times 1.032pF \approx \underline{2.5ns}, \quad t_{PLH} = 7.2k\Omega \times 1.032pF \approx \underline{7.43ns}$$

SPICE Simulation Results:



From above curve, $t_{PHL} \approx \underline{2ns}$, $t_{PLH} \approx \underline{5ns}$

Problem 11.3

For minimum size inverter, $t_{PHL} + t_{PLH} = 160k \times C_{ox} = 160k\Omega \times 4.8fF = 768ps$. Using 31 inverters, the oscillation frequency is

$$f_{osc} = 1/(31 \times 768ps) \approx \underline{42MHz}$$

Problem 11.4

The layout of standard-cell frame is shown in figure p11.4.

The adding implants in this layout can reduce the distance from the connection of n-well (by n+ to VDD) and p-substrate (by p+ to VSS); therefore, reduce the parasitic resistance which will cause latch-up.




Figure p11.4 Layout of a standard frame with latch-up protection

Problem 11.5

For the first inverter with size of 150/50, the total resistance is (assume 2 μ m in length)

$$R = (12\text{k}\Omega \times 2/50 + 36\text{k}\Omega \times 2/150) = 0.96\text{k}\Omega, \text{ and the output capacitance is}$$

$$C = 2 \times 50 \times 800\text{aF} + 2 \times 150 \times 800\text{aF} = 320\text{fF} = 0.32\text{pF}$$

To drive 50pF load capacitance, try three stages buffer, i.e. N=3.

$$A = [50\text{pF} / (.32 \times 3/2)\text{pF}]^{1/3} = 4.705$$


Using Eq.(11.25), the delay is

$$t_{\text{PHL}} + t_{\text{PLH}} = 3 \times (.96\text{k}\Omega) \times (.32\text{pF} + 4.705 \times 0.48\text{pF}) = 7.426\text{ns} < 10\text{ns}$$

Using two stages buffer, A=10.206.

$$t_{\text{PHL}} + t_{\text{PLH}} = 2 \times (.96\text{k}\Omega) \times (.32\text{pF} + 10.206 \times 0.48\text{pF}) = 10.02\text{ns} > 10\text{ns}$$

Therefore, use three-stage buffer to drive a 50pF capacitive load. SPICE simulation is followed.



*** (TurboSim V 1.87) Netlist for C:\TS\445-11-5.CKT

*** Top Level Netlist ***

```

C1      Vout 0 50p
M3      0 1 3 0 CMOSNB L=2u W=50u
M4      6 1 3 6 CMOSP B L=2u W=150u
M5      0 3 2 0 CMOSNB L=2u W=235u
M6      6 3 2 6 CMOSP B L=2u W=705u
M7      0 2 Vout 0 CMOSNB L=2u W=1107u
M8      6 2 Vout 6 CMOSP B L=2u W=3321u
V2      6 0      DC 5 AC 0 0
Vin     1 0      DC 0 AC 0 0 PULSE(0 5 0 1p 1p 15ns 30ns)

```

***** Spice models and macro models *****

.MODEL CMOSNB NMOS LEVEL=4 ...


.MODEL CMOSP B PMOS LEVEL=4 ...

***** End of spice models and macro models *****

```

.OPTION ABSTOL=1u ITL4=100 RELTOL=.1 VNTOL=5m
.tran 1n 40n 0
.end

```



Problem 11.6

For the first inverter with size of 3/3, the total resistance is (assume $2\mu\text{m}$ in length)

$$R = (12\text{k}\Omega \times 2/3 + 36\text{k}\Omega \times 2/3) = 32\text{k}\Omega, \text{ and the output capacitance is}$$


$$C = 2 \times 3 \times 800\text{aF} + 2 \times 3 \times 800\text{aF} = 9.6\text{fF}$$

To drive 20pF load capacitance, try three stages buffer, i.e. $N=3$.

$$A = [20\text{pF} / (9.6 \times 3/2)\text{fF}]^{1/3} \approx 11.16$$

Using Eq.(11.25), the delay is


$$t_{\text{PHL}} + t_{\text{PLH}} = 3 \times (32\text{k}\Omega) \times (9.6\text{fF} + 11.16 \times 14.4\text{fF}) \approx 16.35\text{ns} < 20\text{ns}$$



Problem 11.7

For 1mm poly, from appendix A, the unit resistance and capacitance are $r = 21\Omega$ and $c = 58\text{aF}$ (neglecting fringe capacitance). $n = 1000$ for unit length equal to $1\mu\text{m}$. Using eq. (11.30), for a minimum-size inverter,

$$t_{\text{PHL}} + t_{\text{PLH}} = (8\text{k}\Omega + 24\text{k}\Omega)(9.6\text{fF} + 58\text{fF} + 1\text{pF}) + .35 \times 21\text{k}\Omega \times 58\text{fF} + (21\text{k}\Omega) \times 1\text{pF} \\ \approx 55.6\text{ns}$$



*** Top Level Netlist ***


```
C1      Vout 0 1p
M3      0 1 4 0 CMOSNB L=2u W=3u
M4      2 1 4 2 CMOSP B L=2u W=3u
O1      4 0 Vout 0 Poly
V2      2 0      DC 5 AC 0 0
Vin     1 0      DC 0 AC 0 0 PULSE(0 5 10n 1p 1p 100n 200ns)
```

***** Spice models and macro models *****


```
.MODEL CMOSNB NMOS LEVEL=4 ...
.MODEL CMOSP B PMOS LEVEL=4 ...
.Model Poly LTRA
+ R=21 C=0.058f LEN=1000
```

***** End of spice models and macro models *****

```
.OPTION ABSTOL=1u RELTOL=.01 VNTOL=1m
.tran 1n 200n 0
.end
```




Problem 11.8




Problem 11.9

All the n-MOSFETs are minimum sized (3/2). The voltage transfer curve is shown in figure P11.9. The output voltage can swing from 0 to approximately 3.6V. For this NMOS super buffer, when V_i is low, both M2 and M3 are off. The output can be pulled down to ground through M4. When V_i is high, M2 and M3 are on, and the output will be limited to $V_{DD} - V_{THN} \approx 3.6V$ (w/ body effect and $V_i = V_{DD}$).



Problem 11.10

For bootstrapped NMOS inverter, (Figure 11.30), if M4's size is increased to 20/20, the SPICE simulation results are shown below:



*** (TurboSim V 1.87) Netlist for C:\TS\44511-10.CKT

*** Top Level Netlist ***

```

M1 0 Vin Vout 0 CMOSNB L=2u W=3u
M2 Vout 5 3 0 CMOSNB L=8u W=3u
M3 5 3 3 0 CMOSNB L=2u W=3u
M4 Vout 5 Vout 0 CMOSNB L=20u W=20u
VDD 3 0 DC 5 AC 0 0
Vin Vin 0 DC 0 AC 0 0 PULSE(0 5 10n 1n 1n 80n 150n)

```


.OPTION VNTOL=.1m

.tran 1n 400n 0

.end

Problem 11.11

For minimum-size (0.9/0.6) MOSFETs in the CMOS14TB process, from Appendix C,
 $t_{PHL} = 9k\Omega \times 0.6 \times 2 \times 3.7fF \approx \underline{40ps}$, $t_{PLH} = 18k\Omega \times 0.6 \times 2 \times 3.7fF \approx \underline{80ps}$




Problem 11.12

With load capacitance 100fF, for minimum-size (0.9/0.6) MOSFETs in the CMOS14TB process, from Appendix C,


$$t_{PHL} = (9k\Omega / 0.9) \times (0.9 \times 0.6 \times 2 \times 3.7fF + 100fF) \approx \underline{1.04ns}$$

$$t_{PLH} = (18k\Omega / 0.9) \times (0.9 \times 0.6 \times 2 \times 3.7fF + 100fF) \approx \underline{2.08ns}$$




Problem 11.13


1)




2)



3)



4)



P-Sub

P-Sub