

# CHAPTER FOUR

## Problem 4.1

PROB4\_1 (1) | Active: 0 Cells 3 Boxes 1 Paths 12 Vtx  
 Using Layer Table | W U | C | D | I | N | O | R | T


rDrw	DOS
Outl	Full
Set	Form
Make	SmsH
Arc	Res
Step	Cap
tLyr	tSiz
Dpth	Rstr
Fit	Xpnd
←	→
↑	↓
Zoom	Cntr
Draw	Grid
wGrd	dGrd
View	Open
Obj	Text
Add	Del
Get	Put
fGet	fPut
tGet	tPut
cGet	cPut
aPut	aGet
qMov	wMov
Mov	uDup
Rot	Flp
ReSz	Snap
DuSz	Orig
Sys	Undo

R--> (Pt. 1) | X=157.7 Y=116.6  
 ΔR=1500 R=250000

If the layout did not include n+ under the contacts, a rectifying or schottky diode is formed.

Problem 4.2


Layout and DRC the pad of figure 4.6. Show it in the following figure:




The top diode in the figure 4.5 of page 67 is made of by using the n-well under VDD above figure and the p+ located in the left part of above figure. The bottom diode is made of by using the substrate under the above VSS with n+ in the right part of above figure. These two diodes can pull the excessive charge away from the MOSFET gate for ESD protection.

**Problem 4.3**

The cross sectional view across the VDD power bus of the standard cell frame of figure 4.9.




The cross sectional view across the VSS power bus of the standard cell frame of figure 4.9.



Problem 4.4


- a. From the BSIM model parameters for the p-channel MOSFET in appendix A,  $DW$  ( $dw$ ) =  $0.162551 \mu\text{m}$ .
- b. The oxide encroachment does not affect the length of the MOSFET. From the following layout, the location of the oxide encroachment can illustrate this clearly.



Problem 4.5


- a. From the BSIM model parameters for the p-channel MOSFET in appendix A,  $DL$  ( $dl$ ) =  $0.84424 \mu\text{m}$ .
- b. The lateral diffusion does not affect the width of the MOSFET. From the above layout, the location of the lateral diffusion can illustrate this clearly.

Problem 4.6



The above layout has been passed through DRC.

Problem 4.7



Yes, the P-substrate and well are connected to VSS and VDD respectively. The connection are made through p+ and n+ respectively.

Problem 4.8

$c_j$  of n+ implant is  $1.0375 \times 10^{-4} \text{F/m}^2$ , and  $c_{jsw}$  is  $2.1694 \times 10^{-10} \text{F/m}$ , from page 710 and also page 77,  $A_D = 10 \times 10 \mu\text{m}^2$ ,  $P_D = 4 \times 10 \mu\text{m}$ , therefore, the maximum capacitance, i.e. the zero bias depletion capacitance =  $1.0375 \times 10^{-4} \text{F/m}^2 \times 10 \times 10 \mu\text{m}^2 + 2.1694 \times 10^{-10} \text{F/m} \times 40 \mu\text{m}$  =  $10.375 \text{ fF} + 8.6776 \text{ fF} = \underline{19.0526 \text{ fF}}$ . This depletion capacitance will decrease if the n+ implant is held at a constant potential and the substrate is reduced.

Problem 4.9

The  $R = R_{\text{square}} \times L/W = 21 \Omega / \square \times 1000/2 = 10.5 \text{ k}\Omega$ ; while  $C = 100 \text{ fF} \times 1000/10 = 10 \text{ pF}$ , so the delay  $t = 0.35 \times 10.5 \text{ k} \times 10 \text{ p} = \underline{36.75 \text{ ns}}$ .

Problem 4.10

The cross-sectional views of Fig. P4.10 are shown in Figure P4.10a and P4.10b.




Figure P4.10a.





Figure P4.10b.

Problem 4.11

The cross-sectional view is shown below.



Problem 4.12.

The layout of a diode using the n+ diffusion and the p-substrate is shown in Figure P4.12a. The cross-sectional view of the diode is shown in Figure P4.12b.




Figure P4.12a n+ and p-sub diode




Figure P4.12b Cross-sectional view of the diode

For this diode, we can calculate the series resistance and zero bias capacitance between n+ and p-sub. From Appendix A, sheet resistance of n+ active is  $27.9\Omega/\text{square}$ , and  $c_j=1.0375\times 10^{-4}\text{F}/\text{m}^2$ ,  $c_{jsw}=2.1694\times 10^{-10}\text{F}/\text{m}^2$ ,  $j_s=1\times 10^{-8}\text{A}/\text{m}^2$

For the SPICE model, neglecting the sidewall component

$$R_S = 27.9 \times 20/20 = 27.9\Omega$$

$$C_{J0} = 1.0357 \times 20 \times 20 \times 10^{-16}\text{F} \approx 41.43\text{fF}$$

$$I_S = j_s (\text{A}/\text{m}^2) \times 20 \mu\text{m} \times 20 \mu\text{m} = 4\text{aA}$$

(Problem 4.12 continued)

Note that the diode transit time effects have been neglected here. Since the anode of diode is connected to p-substrate by p+, which is the lowest potential in CMOS circuits (VSS), the diode will always be reverse biased.

#### Problem 4.13

Since MOSFET is a four-terminal device, for figure P4.13, the body of p-channel MOSFET, the n-well, must be connected to a fixed potential which is higher than VSS. We can use n+ active in the n-well and connect it to VDD. The fatal error associated with this layout is to create a floating body, which will cause big problems for this MOSFET used in circuits.