



LiveCareer » Resume Search » Senior Physical Design Engineer

Senior Physical Design Engineer Resume Example

Customize This Resume

By clicking Customize This Resume, you agree to our [Terms of Use](#) and [Privacy Policy](#).

SEARCH FOR RESUMES BY INDUSTRY, JOB TITLE OR KEYWORD.

Search

JESSICA CLAIRE

100 Montgomery St. 10th Floor ♦ (555) 432-1000 ♦ resumesample@example.com

 SKILLS

- Expertise in execution and debugging PDN issues like Grid weakness, Dynamic/Static IR Drop, SignalEM, Electrostatic discharge (ESD) and Low Power Ramp-up analysis with Apache tools.
- Strong fundamentals in Physical design execution through handling diverse blocks in multiple projects (7nm-45nm). Expertise includes floor-planning, PnR, CTS, RC-extraction, timing closure, physical and electrical verification.
- Research experience which focused on the design, integration, and implementation of novel, digital on-chip voltage sensing schemes in nanometer CMOS.
- A big advocate of automation and was involved in product engineering and QA infrastructure development throughout the career using Perl, TCL, Makefile, and Shell scripting.
- EDA Tools: Synopsys (ICC, ICC2, PrimeTime, StarRC, Formality), Cadence (Innovus, Voltus), Mentor (Olympus, Calibre), Apache (Redhawk, Totem, Pathfinder), Dorado (Tweaker), RTDA (Flowtracer).

 EXPERIENCE

Physical Design Engineer, 07/2018 - Current

Intel Corp. – Portland, OR

- PnR execution for multiple DDR blocks from netlist to GDS and coming up with recipes and methodologies for power performance and area.
- Seahawk: Owned a block from floorpan to GDS as well as took ownership for DQ clocking
- Jade : Owned one of the most critical blocks in AMS from floorpan to GDS . Took ownership of the UPF flow and piloted it for AMS.
- Power Integrity for AMS : Leading the signoff for AMS which includes power grid exploration , analysis ,execution and coming up with strategies for hitting the IR targets . Worked closely with multiple teams across Apple to make sure EMIR clean IP delivery .
- Lead various methodology efforts to reduce the time for execution and improve the quality metrics.

Staff Physical Design Engineer, 05/2013 - 07/2018

Synopsys, Inc. – Texas, AL

- PnR execution for multiple graphics blocks from netlist to GDS which included floorplanning, clock and power distribution timing closure, physical and electrical verification.
- Graphics team PDN/IR lead - Responsible for signoff for Graphics blocks which included setting IR targets, power grid exploration , driving execution and coming up with Bump, Decap, Switch placement strategies.
- Responsible for working with logic design team to understand partition architecture and drive physical aspects early in the design cycle meeting schedule and design goals.
- Responsible for PPA(Power,Performance,Area) exploration for GPU blocks , identify potential solutions and drive execution.
- Developed flows and scripts for PDN and PnR for smoother execution and faster turnaround.
- Successfully completed several tapeouts under fast paced design environment with tough deadlines.

Physical Design Intern, 05/2012 - 01/2013

Marvell – Boise, ID

- Lead the Graphics section for closing quality rules and came up with strategies to fix the same.
- PnR execution for a graphics partition which included synthesis, CTS, timing, physical and electrical verification.
- Coming up with timing ECO's for the partition and implementing them.
- Product engineering work included developing scripts for reducing shorts and congestion in the design.

Graduate Research Assistant, 08/2011 - 05/2012

University Of Minnesota – Minneapolis, MN

- Circuits for Accurate Voltage drop/droop sensing (SRC-funded, Task 2083.001)
- Thesis research was focused on the design, integration, and implementation of novel, digital on-chip voltage sensing schemes in nanometer CMOS

Applications Engineer, 10/2008 - 08/2011

Flowerserve Corp. – Bridgeport, NJ

- Product engineering and working with leading semiconductor design houses worldwide on cutting edge 45nm and below process technologies, to help adopt/integrate Apache tools into customer SoC CAD flows and methodologies.
- Technical support TIER-1 clients like ST, TI, ARM, LSI with activities like evaluations/benchmarks, Silicon debug product training, flow development, and foundry related support.
- Platforms supported include RedHawk, Totem, Pathfinder, and Sentinel.
- Lead developer of Apache's flagship product RedHawk Explorer.
- QA infrastructure development using Perl.
- Tool release validation and release note preparation for new features.

 EDUCATION AND TRAINING

Master of Science: Electrical and Computer Engineering, 2013

University of Massachusetts - Boston - Boston, MA

- Power Optimization using XOR gating and Multivoltage scaling -In this project of two team members, we implemented a new algorithm based on Control data flow graphs. Implemented techniques like XOR Clock gating, Multivoltage scaling, Observability don't care and scheduling techniques. Compared to the existing techniques around 3% power gain was obtained.
- Voltage Transient Induction and Detection:Project goals included the studying about various voltage sensors and testing of On Die Droop Detector system based on existing models and simulated the models in Spice. Performed Process variations on the system and the results were studied.
- Relevant coursework: VLSI Design Principles, Computer Architecture, Advance VLSI, Advanced Computer Architecture, Synthesis and Verification, Nanoelectronics, Semiconductor Devices

Bachelor of Science: Electronics Engineering, 2008

Model Engineering College - Kochi, Kerala

- Projects: Voice Controlled Wheel Chair (community project), Micro ECG.
- Relevant coursework: Electronic Circuit, Linear Integrated Circuits, Digital Electronics, Solid State Electronics Microprocessors, Communication techniques, Advanced Microprocessors and Micro controllers, Power Electronics.
- Overall percentage: 84% (University first rank holder)

Customize This Resume

By clicking Customize This Resume, you agree to our [Terms of Use](#) and [Privacy Policy](#).

Disclaimer

Resumes, and other information uploaded or provided by the user, are considered User Content governed by our [Terms & Conditions](#). As such, it is not owned by us, and it is the user who retains ownership over such content.

How this resume score could be improved?

Many factors go into creating a strong resume. Here are a few tweaks that could improve the score of this resume:



Resume Strength

Length

Personalization

Target Job

Resume Overview



School Attended

University of Massachusetts - Boston
Model Engineering College



Job Titles Held:

Physical Design Engineer
Staff Physical Design Engineer
Physical Design Intern
Graduate Research Assistant
Applications Engineer





Senior Structural Design Engineer

Design Concept Consultant Engineering Office
San Diego, California

[View All →](#)

*As seen in:



*The names and logos of the companies referred to in this page are all trademarks of their respective holders. Unless specifically stated otherwise, such references are not intended to imply any affiliation or association with LiveCareer.

Resume	Cover Letter	CV	About	Help & Support	Languages	Customer Service
Resume Builder	Cover Letter Builder	CV Examples	About Us	Work Here	EN DE	customerservice@livecareer.com
Resume Examples	Cover Letter Builder	CV Templates	Privacy Policy	Contact Us	UK NL	800-652-8430 Mon - Fri 8am - 8pm CST
Resume Templates	Cover Letter Examples	CV Formats	Terms of Use	FAQs	ES PT	Sat 8am - 5pm CST, Sun 10am - 6pm CST
Resume Formats	Cover Letter Templates			Accessibility	FR PL	
Resume Objectives	Cover Letter Formats				IT	
How to Write a Resume	How to Write a Cover Letter					