library verilog;
use verilog.vl_types.all;
entity fdivision is
    port(
        RESET           : in     vl_logic;
        F10M            : in     vl_logic;
        F500K           : out    vl_logic
    );
end fdivision;