library verilog;
use verilog.vl_types.all;
entity bidule is
end bidule;